make Memory accessible via TestSRAMBareLoadStoreUnit
[soc.git] / src / soc / bus / test /
drwxr-xr-x   ..
-rw-r--r-- 1495 test_minerva.py
-rw-r--r-- 2244 test_sram_wishbone.py