too much debug info going past, so add the test registers to the
[soc.git] / src / soc / fu / div / formal /
drwxr-xr-x   ..
-rw-r--r-- 4 .gitignore
-rw-r--r-- 5740 proof_main_stage.py