cpu/vexriscv_smp: cleanup, fix coherent_dma connection.
[litex.git] / MANIFEST.in
2020-05-12 enjoy-digitalMerge pull request #478 from antmicro/extended_spi_flash
2020-05-11 enjoy-digitalMerge branch 'master' into rdimm_bside_init
2020-05-11 enjoy-digitalMerge pull request #484 from ilya-epifanov/lattice...
2020-05-11 enjoy-digitalMerge branch 'master' into cpu-imac-config-for-vexriscv
2020-05-07 Dave MarplesMerge branch 'master' of https://github.com/enjoy-digit...
2020-05-06 enjoy-digitalMerge pull request #499 from DurandA/patch-2
2020-05-05 Arnaud DurandAdd data dirs to manifest
2020-04-28 enjoy-digitalMerge pull request #399 from mithro/litex-sm2py
2020-04-27 enjoy-digitalMerge branch 'master' into litex-sm2py
2020-04-12 Tim 'mithro' AnsellRemove directories from submodules from MANIFEST.in...
2019-07-04 Tim AnsellMerge pull request #210 from DurandA/master
2019-07-03 Arnaud DurandAdd verilog submodule from CPU cores to manifest
2016-03-31 Florent Kermarrecinitial RISC-V support (with picorv32), still some...
2015-11-07 Florent Kermarreclitex: get verilator simulation working and add sim...
2015-11-07 Florent Kermarreclitex: reorganize things, first work working version
2015-11-07 Florent Kermarrecimport misoc in litex/soc
2015-11-04 Sebastien BourdeauducqMerge 'new' branch
2015-10-19 Sebastien BourdeauducqMANIFEST.in: fix lm32 data directory
2015-10-05 Sebastien Bourdeauducqsetup: include software and Verilog files