memory: add a first-class memory map abstraction.
[nmigen-soc.git] / nmigen_soc / csr /
drwxr-xr-x   ..
-rw-r--r-- 19 __init__.py
-rw-r--r-- 12437 bus.py