projects / openpower-isa.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
sv_binutils: print opcode as hexadecimal
[openpower-isa.git] / src /
2022-01-09 Dmitry Selyutinsv_binutils: print opcode as hexadecimal tree | commitdiff
2022-01-06 Jacob Lifshayadd grev[w][i] instructions tree | commitdiff
2022-01-06 Jacob Lifshayformat code tree | commitdiff
2022-01-06 Jacob Lifshayadd stand-alone simulator bitmanip test tree | commitdiff
2022-01-06 Luke Kenneth Casso... add tlbsync and wait as NOPs tree | commitdiff
2022-01-05 Luke Kenneth Casso... add eieio instruction as a NOP to minor 31 csv tree | commitdiff
2022-01-05 Luke Kenneth Casso... add lbzcix instruction which had been completely forgot... tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: introduce real opcode class tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: parse CSVs directly tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: support basic header generation tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: introduce code generator class tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: use stdin as input stream tree | commitdiff
2022-01-05 Dmitry Selyutinsv_binutils: introduce helper classes tree | commitdiff
2022-01-03 Luke Kenneth Casso... copy over msr and rename cia to nia in PowerDecoder2 tree | commitdiff
2021-12-28 Cesar StraussAdd an inorder flag to pspec tree | commitdiff
2021-12-27 Luke Kenneth Casso... add empty default_mem for running without MMU tree | commitdiff
2021-12-27 Luke Kenneth Casso... whoops wrong parameter name tree | commitdiff
2021-12-27 Luke Kenneth Casso... quick attempt to fix test_decoder_gas.py (did not work) tree | commitdiff
2021-12-27 Mikolaj Wielgusbool() is !!() for integers tree | commitdiff
2021-12-27 Mikolaj WielgusAdd missing parentheses for explicit operator precedence tree | commitdiff
2021-12-26 Luke Kenneth Casso... add very basic PowerDecode2 test which at least gets... tree | commitdiff
2021-12-26 Luke Kenneth Casso... a few extra things discovered needing c syntax not... tree | commitdiff
2021-12-26 Mikolaj WielgusGive human-readable names to slots, run functions and... tree | commitdiff
2021-12-25 Mikolaj WielgusPut CRTL CFFI modules in crtl dir tree | commitdiff
2021-12-25 Dmitry Selyutinsv_binutils: provide small comment on regex tree | commitdiff
2021-12-25 Dmitry Selyutinsv_binutils: introduce entry dataclass tree | commitdiff
2021-12-24 Luke Kenneth Casso... clear memory is optional tree | commitdiff
2021-12-24 Luke Kenneth Casso... whoops forgot to put the copy of the wb_get memory... tree | commitdiff
2021-12-23 Luke Kenneth Casso... code cleanup / comments tree | commitdiff
2021-12-23 Luke Kenneth Casso... repeat power decode test to check performance tree | commitdiff
2021-12-23 Luke Kenneth Casso... bit of a tidyup of crtl: tree | commitdiff
2021-12-23 Luke Kenneth Casso... add load-store byte-reverse 64-bit unit test tree | commitdiff
2021-12-23 Mikolaj WielgusAdd CRTL templates tree | commitdiff
2021-12-23 Mikolaj WielgusGive unique names to CRTL-generated modules tree | commitdiff
2021-12-23 Mikolaj WielgusMove "pending" set to C tree | commitdiff
2021-12-22 Mikolaj WielgusMake _PySignalState CRTL-aware tree | commitdiff
2021-12-21 Luke Kenneth Casso... take a copy of the wb_get memory and then for each... tree | commitdiff
2021-12-21 Luke Kenneth Casso... ISACaller (actually RADIXMMU) only do virtual memory... tree | commitdiff
2021-12-20 Mikolaj WielgusGenerate variable declaration in some missing places tree | commitdiff
2021-12-20 Luke Kenneth Casso... create header/footer for crtl code-generation tree | commitdiff
2021-12-20 Luke Kenneth Casso... whoops forgot to trap if non-execute (instruction)... tree | commitdiff
2021-12-19 Luke Kenneth Casso... TODO notes for executing ISACaller Invalid Instruction... tree | commitdiff
2021-12-19 Luke Kenneth Casso... pass the mode (LOAD,EXECUTE,STORE) through ISACaller... tree | commitdiff
2021-12-19 Luke Kenneth Casso... add "stop at pc" argument to TestCase, tree | commitdiff
2021-12-19 Dmitry Selyutinsv/binutils.py: provide sketch sv_decode.vhdl converter tree | commitdiff
2021-12-19 Luke Kenneth Casso... save mmu simulation to different gtkwave file in TestRu... tree | commitdiff
2021-12-18 Luke Kenneth Casso... bit more verbose info about number of instructions run tree | commitdiff
2021-12-18 Luke Kenneth Casso... use new core domain variable in TestRunnerBase tree | commitdiff
2021-12-18 Luke Kenneth Casso... update comments in wb_get tree | commitdiff
2021-12-18 Luke Kenneth Casso... ooo annoying, it is actually icache.ibus tree | commitdiff
2021-12-18 Luke Kenneth Casso... whoops error in accessing icache.ibus which is an inter... tree | commitdiff
2021-12-17 Mikolaj WielgusCall the simulator-generated C using the CFFI tree | commitdiff
2021-12-16 Luke Kenneth Casso... start/stop wb_get in TestRunnerBase, otherwise it never... tree | commitdiff
2021-12-15 Luke Kenneth Casso... must read off of ibus in wb_get TestRunnerBase tree | commitdiff
2021-12-13 Tobias Platenadd namedtuple MSRSpec tree | commitdiff
2021-12-12 Luke Kenneth Casso... copy over fake OP_FETCH_FAILED and instruction on... tree | commitdiff
2021-12-12 Luke Kenneth Casso... enable mmu_cache_wb for wb_get mode in TestRunnerBase tree | commitdiff
2021-12-12 Luke Kenneth Casso... add pretty-print of MMU memory to be used for a TestRun... tree | commitdiff
2021-12-10 Jacob Lifshayadd ternlogi to SVP64Asm tree | commitdiff
2021-12-10 Jacob Lifshayformat code tree | commitdiff
2021-12-10 Jacob Lifshaychange ternlogi to not have Rc field tree | commitdiff
2021-12-09 Luke Kenneth Casso... add I-Cache wishbone bus to wb_get when MMU and ROM... tree | commitdiff
2021-12-09 Luke Kenneth Casso... add warning about creation of "-.csv" which indicates... tree | commitdiff
2021-12-09 Luke Kenneth Casso... add FAST SPRs temporarily to power_enums tree | commitdiff
2021-12-09 Jacob Lifshaymake ternlogi tests run tree | commitdiff
2021-12-09 Jacob Lifshayrename ternaryi to ternlogi tree | commitdiff
2021-12-09 Jacob Lifshayadd initial ternlogi pseudo-code tree | commitdiff
2021-12-08 Luke Kenneth Casso... add instr_fault to PowerDecoder2 tree | commitdiff
2021-12-08 Luke Kenneth Casso... whitespace tree | commitdiff
2021-12-08 Luke Kenneth Casso... code-comments for LDSTException.instr_fault tree | commitdiff
2021-12-08 Luke Kenneth Casso... add an on_Display function which is being used by some... tree | commitdiff
2021-12-08 Luke Kenneth Casso... found a way to print out the names of the signals tree | commitdiff
2021-12-08 Luke Kenneth Casso... absolute import again tree | commitdiff
2021-12-08 Luke Kenneth Casso... use full-path imports (so we know where they come from) tree | commitdiff
2021-12-08 Mikolaj WielgusWIP: Output C instead of Python for Nmigen simulation tree | commitdiff
2021-12-08 Mikolaj WielgusSource Nmigen simulator from this repository tree | commitdiff
2021-12-07 Luke Kenneth Casso... whoops wrong number tree | commitdiff
2021-12-07 Luke Kenneth Casso... add OP_FETCH_FAILED micro-op tree | commitdiff
2021-12-07 Jacob Lifshayfix broken url tree | commitdiff
2021-12-05 Tobias Platenfix microwatt_mmu and and wishbone_memory output in... tree | commitdiff
2021-12-05 Luke Kenneth Casso... connect to dcache.bus standard interface when using... tree | commitdiff
2021-12-05 Luke Kenneth Casso... correct import of wb_get function tree | commitdiff
2021-12-04 Luke Kenneth Casso... add name parameter to wb_get tree | commitdiff
2021-12-04 Luke Kenneth Casso... add wb_get function for emulating wishbone interface tree | commitdiff
2021-12-04 Luke Kenneth Casso... raise a MemException in ISACaller RADIXMMU tree | commitdiff
2021-12-04 Luke Kenneth Casso... enable MMU in SimRunner if requested. now HDL and... tree | commitdiff
2021-12-04 Luke Kenneth Casso... test in SimState for access to RADIX memory, bypass... tree | commitdiff
2021-12-03 Luke Kenneth Casso... add a namedtuple LDSTExceptionTuple which allows obtaining tree | commitdiff
2021-12-03 Luke Kenneth Casso... add link to exceptions in gtkw traces tree | commitdiff
2021-12-02 Luke Kenneth Casso... regspec_decode_write now stores the decoded write info... tree | commitdiff
2021-12-02 Luke Kenneth Casso... specify length in RegDecodeInfo explicitly so that... tree | commitdiff
2021-12-02 Luke Kenneth Casso... use namedtuple in get_rdflags tree | commitdiff
2021-12-02 Luke Kenneth Casso... use namedtuple for regspec_decode tree | commitdiff
2021-12-02 Luke Kenneth Casso... add module to regspec_decode_* and get_rdflags tree | commitdiff
2021-12-02 Jacob Lifshayfix sv_analysis command, cuz script created by setup... tree | commitdiff
2021-12-02 Jacob Lifshayformat code tree | commitdiff
2021-12-01 Luke Kenneth Casso... fix expected state in hazard test tree | commitdiff
2021-12-01 Luke Kenneth Casso... fix expected state in hazard case_regression_1 tree | commitdiff
2021-12-01 Luke Kenneth Casso... add a proper twin addi regression which tests Reservati... tree | commitdiff
2021-12-01 Luke Kenneth Casso... add regspec_decode which takes readmode arg and returns... tree | commitdiff
next