git.libre-soc.org Git - riscv-isa-sim.git/search

2017-11-20	Christopher Celio	Fix commitlog. (#162)	commit \| commitdiff \| tree
2015-09-15	Christopher Celio	Zero-extend flw, fmv_s_x instructions	commit \| commitdiff \| tree
2015-07-30	Christopher Celio	Added error message when trying to use histogram	commit \| commitdiff \| tree
2015-07-21	Christopher Celio	Update README.md for freg info	commit \| commitdiff \| tree
2015-01-27	Christopher Celio	Fixed masking/casting logic in commit log printf.	commit \| commitdiff \| tree
2014-08-15	Christopher Celio	Added PC histogram option.	commit \| commitdiff \| tree
2014-06-13	Christopher Celio	Commit log now prints while interrupts are enabled.	commit \| commitdiff \| tree
2014-01-29	Christopher Celio	Disasm now translates xor x0,x0,x0 as a machine-generated...	commit \| commitdiff \| tree
2013-09-27	Christopher Celio	Added commit logging (--enable-commitlog). Also fixed...	commit \| commitdiff \| tree

Simple-V augmented version of spike