projects
/
soc.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
5846e6b
)
remove more unneeded code
author
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 15 Dec 2021 20:15:56 +0000
(20:15 +0000)
committer
Luke Kenneth Casson Leighton
<lkcl@lkcl.net>
Wed, 15 Dec 2021 20:15:56 +0000
(20:15 +0000)
src/soc/simple/inorder.py
patch
|
blob
|
history
diff --git
a/src/soc/simple/inorder.py
b/src/soc/simple/inorder.py
index b6cfbcbfe3c2338f302fcc9c5461d8ee638ac5c9..510bd2dad70da2131f8a4456d3633d8d749a2a17 100644
(file)
--- a/
src/soc/simple/inorder.py
+++ b/
src/soc/simple/inorder.py
@@
-162,17
+162,6
@@
class FetchFSM(ControlBase):
sync += dec_opcode_o.eq(insn)
m.next = "INSN_READY"
- with m.State("INSN_READ2"):
- with m.If(self.imem.f_busy_o): # zzz...
- # busy: stay in wait-read
- comb += self.imem.a_i_valid.eq(1)
- comb += self.imem.f_i_valid.eq(1)
- with m.Else():
- # not busy: instruction fetched
- insn = get_insn(self.imem.f_instr_o, cur_state.pc+4)
- sync += dec_opcode_o.eq(insn)
- m.next = "INSN_READY"
-
with m.State("INSN_READY"):
# hand over the instruction, to be decoded
comb += fetch_insn_o_valid.eq(1)