added check which shows that OV32 in "adde." is not correct
[soc.git] / src / soc / fu / alu /
drwxr-xr-x   ..
-rw-r--r-- 2700 alu_input_record.py
drwxr-xr-x - formal
-rw-r--r-- 833 input_stage.py
-rw-r--r-- 4617 main_stage.py
-rw-r--r-- 1364 output_stage.py
-rw-r--r-- 1037 pipe_data.py
-rw-r--r-- 835 pipeline.py
drwxr-xr-x - test