reduce instruction depth to 6 bits in TestIssuer
[soc.git] / src / soc / simple /
drwxr-xr-x   ..
-rw-r--r-- 18055 core.py
drwxr-xr-x - test