messing with valid/busy signals in core test
[soc.git] / src / soc / simple /
drwxr-xr-x   ..
-rw-r--r-- 10972 core.py
drwxr-xr-x - test