aaagh found bug in litex setup, 64 bit WB bus was truncated
[soclayout.git] / experiments11 /
drwxr-xr-x   ..
-rwxr-xr-x 776 Makefile
drwxr-xr-x - coriolis2
-rw-r--r-- 2785 doDesign.py
drwxr-xr-x - non_generated