soclayout.git
2021-03-29 Luke Kenneth... aaagh found bug in litex setup, 64 bit WB bus was truncated
2021-03-28 Luke Kenneth... reduce SPR regfile size considerably
2021-03-28 Luke Kenneth... reduce INT and FAST regfile sizes by sharing ports
2021-03-27 Luke Kenneth... add missing floorplan function call
2021-03-27 Luke Kenneth... hooray, corrected pinouts
2021-03-27 Luke Kenneth... really weird error "unsupported direction for eint...
2021-03-23 Jean-Paul ChaputUodated doDesign for the latest ls180 (sram variant).
2021-03-22 Luke Kenneth... increase DFF RAM size slightly
2021-03-22 Luke Kenneth... add very small DFF srams variant
2021-03-22 Luke Kenneth... create small dff with 4x 4k SRAMs
2021-03-22 Luke Kenneth... ls180.il update
2021-03-22 Luke Kenneth... argh pinmux generating bi-directional SDR DM when it...
2021-03-18 Luke Kenneth... update ls180.il
2021-03-16 Luke Kenneth... update submodule
2021-03-16 Luke Kenneth... update ls180.il 4ksram with correct sdram connections
2021-03-16 Jean-Paul ChaputAdd experiment9/symbolic to test the multiple drivers...
2021-03-14 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-03-14 Jean-Paul ChaputAdjusted doDesign.py scripts to use Chip.doChipFloorplan().
2021-03-11 Luke Kenneth... try alternative pad/core connection
2021-03-09 Jean-Paul ChaputForgot the Makefile, stupid!
2021-03-09 Jean-Paul ChaputFirst working version of the Flexlib + P&R flow for...
2021-03-06 Luke Kenneth... add blackbox SPBlock 4k SRAM module
2021-03-05 Luke Kenneth... remove sram 4k wb bte/cti
2021-03-05 Luke Kenneth... litex expects wishbone "err" signals, added to sram 4k
2021-03-05 Luke Kenneth... rename sram_4k wishbone interface to actually like...
2021-03-05 Jean-Paul ChaputAdded support files for ls180+SRAM on TSMC 180nm.
2021-03-03 Luke Kenneth... add blackbox attribute manually to SPBlock_512W64B8W
2021-03-02 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-03-02 Jean-Paul ChaputFirst working power plane in experiment12.
2021-02-20 Luke Kenneth... add 4k sram build
2021-02-20 Luke Kenneth... increase core size to 50000 (DFF SRAMs)
2021-02-20 Luke Kenneth... expand core size to 28000
2021-02-17 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-02-17 Jean-Paul ChaputFirst working integration of a SRAM block.
2021-02-02 Luke Kenneth... whitespace
2021-02-02 Luke Kenneth... whitespace
2021-02-01 Jean-Paul ChaputNetlist integration of the SRAM OK. Layout in progress.
2021-01-28 Jean-Paul ChaputWorking bench design with SRAM in top block.
2021-01-27 Jean-Paul ChaputMerge branch 'master' of ssh://libre-riscv.org:922...
2021-01-27 Jean-Paul ChaputPinmux loading is now integrated in Coriolis.
2021-01-15 Luke Kenneth... add new Memory experiments13 ls180-24jan2020
2020-12-22 Luke Kenneth... add SPBlock_512W64B8W to memory.py
2020-12-22 Luke Kenneth... rename to memory from add
2020-12-22 Luke Kenneth... add copy of experiments4 to create memory example
2020-12-04 Luke Kenneth... increase core size (again) to cope with DFFs currently...
2020-12-04 Luke Kenneth... Revert "very weird bug where CoreToChip.buildChip canno...
2020-12-03 Luke Kenneth... very weird bug where CoreToChip.buildChip cannot find...
2020-12-03 Luke Kenneth... increase size to 45,000 to cope with 3x extra SRAMs
2020-12-03 Luke Kenneth... experiment adding 3x extra SRAMs back in but still...
2020-12-03 Luke Kenneth... wtf does 32/64 bit bus have to do with gpio_o(8) disapp...
2020-12-03 Luke Kenneth... reduce mem width due to yosys bugs. sigh
2020-12-03 Luke Kenneth... added 3 more 4k SRAMs
2020-12-02 Luke Kenneth... increase size to 40,000
2020-12-02 Luke Kenneth... begin random search for appropriate core size. start...
2020-12-02 Luke Kenneth... add full core back in
2020-11-30 Luke Kenneth... update submodule for ls180 pinmux, iopad vss/vdd invers... partial-core-ls180-gdsii
2020-11-30 Jean-Paul ChaputAdded experiments11, base for full chip with FlexLib...
2020-11-27 Luke Kenneth... add comment do not use build.sh
2020-11-14 Luke Kenneth... update ls180 litex interfaces
2020-11-14 Luke Kenneth... get rid of ibus/dbus/xics advanced wishbone tags
2020-11-14 Luke Kenneth... update litex direction of iopads in ls180
2020-11-13 Luke Kenneth... corona-core gap too small
2020-11-13 Luke Kenneth... increase core size yet again, shrink gap
2020-11-13 Luke Kenneth... increase core size, reduce corona gap again
2020-11-13 Luke Kenneth... reduce nc ls180 pins to match
2020-11-13 Luke Kenneth... increase chip size by 100, make chipSize closer to...
2020-11-13 Luke Kenneth... fix clk_sel width (2 not 3)
2020-11-13 Luke Kenneth... trying to get yosys to stop destroying pll_lck_o signal
2020-11-13 Luke Kenneth... trying to get yosys to stop destroying pll_lck_o signal
2020-11-13 Luke Kenneth... update full core ls180 (actually with litex peripherals...
2020-11-13 Luke Kenneth... test of litex peripherals back in (not full core)
2020-11-12 Luke Kenneth... get core size big enough to fit pads along width
2020-11-12 Luke Kenneth... remove niolib io_in/out signal, no longer needed
2020-11-12 Luke Kenneth... remove io_in/io_out from niolib experiments10
2020-11-11 Luke Kenneth... submodule update
2020-11-11 Luke Kenneth... adjust chip/core size to try to fit ls180 core/pads
2020-11-11 Luke Kenneth... add power/ground pads
2020-11-11 Luke Kenneth... update CLKSEL / PLLOCK pins for ls180
2020-11-09 Luke Kenneth... add code comments for ioring-to-niolib conversion of...
2020-11-08 Luke Kenneth... start conversion of ls180 to new niolib
2020-11-07 Luke Kenneth... add io_in/io_out zero/one to help transition to new...
2020-11-07 Luke Kenneth... messing about to get non_generated ls180.vst running...
2020-11-07 Luke Kenneth... update full ls180 core
2020-11-05 Luke Kenneth... update to "full" core
2020-11-05 Luke Kenneth... add build scripts for ls180
2020-11-04 Luke Kenneth... minor reformat of spec, whitespace
2020-11-02 Luke Kenneth... add cmos45 to mksyms.sh
2020-11-02 Jean-Paul ChaputCompleted experiment10, adder with JTAG (dual clocks...
2020-10-25 Jean-Paul ChaputAdded one-clock generated add.vst.
2020-10-25 Jean-Paul ChaputExperiment10 switched to the new chip2core module.
2020-10-25 Luke Kenneth... update non_generated add.il for convenience
2020-10-24 Luke Kenneth... add feedback shift register back in
2020-10-22 Luke Kenneth... add non-generated add.il
2020-10-22 Luke Kenneth... add jtag IO to experiment10
2020-10-22 Luke Kenneth... add JTAG test
2020-10-22 Luke Kenneth... add experiments10, to add C4M JTAG
2020-10-04 Luke Kenneth... match up power/gnd numbers with pinmux
2020-10-04 Luke Kenneth... submodule update
2020-10-04 Luke Kenneth... use new extpower/intpower and pads.useCoreSize params
2020-10-04 Luke Kenneth... reduce number of not-connected
next