remove FU Dep Cell, go back to SRLatch direct
[soc.git] / src / TLB / Makefile
1 verilog:
2 python3 Cam.py generate -t v > Cam.v