add carry-out, overflow and cr0 ok setting in ALU main_stage
[soc.git] / src / soc / fu / __init__.py
1