1 # Manual translation and adaptation of rotator.vhdl from microwatt into nmigen
3 from nmigen
.compat
.sim
import run_simulation
5 from nmigen
import (Elaboratable
, Signal
, Module
, Const
, Cat
, Repl
,
7 from soc
.fu
.shift_rot
.rotl
import ROTL
8 from nmigen
.back
.pysim
import Settle
9 from nmutil
.extend
import exts
10 from nmutil
.mask
import Mask
13 # note BE bit numbering
14 def right_mask(m
, mask_begin
):
15 ret
= Signal(64, name
="right_mask", reset_less
=True)
16 with m
.If(mask_begin
<= 64):
17 m
.d
.comb
+= ret
.eq((1 << (64-mask_begin
)) - 1)
23 def left_mask(m
, mask_end
):
24 ret
= Signal(64, name
="left_mask", reset_less
=True)
25 m
.d
.comb
+= ret
.eq(~
((1 << (63-mask_end
)) - 1))
29 class Rotator(Elaboratable
):
30 """Rotator: covers multiple POWER9 rotate functions
35 * rlw*, rldic, rldicr, rldimi
42 * arith = 1 when is_signed
43 * right_shift = 1 when insn_type is OP_SHR
44 * clear_left = 1 when insn_type is OP_RLC or OP_RLCL
45 * clear_right = 1 when insn_type is OP_RLC or OP_RLCR
50 self
.me
= Signal(5, reset_less
=True) # ME field
51 self
.mb
= Signal(5, reset_less
=True) # MB field
52 # extra bit of mb in MD-form
53 self
.mb_extra
= Signal(1, reset_less
=True)
54 self
.ra
= Signal(64, reset_less
=True) # RA
55 self
.rs
= Signal(64, reset_less
=True) # RS
56 self
.shift
= Signal(7, reset_less
=True) # RB[0:7]
57 self
.is_32bit
= Signal(reset_less
=True)
58 self
.right_shift
= Signal(reset_less
=True)
59 self
.arith
= Signal(reset_less
=True)
60 self
.clear_left
= Signal(reset_less
=True)
61 self
.clear_right
= Signal(reset_less
=True)
62 self
.sign_ext_rs
= Signal(reset_less
=True)
64 self
.result_o
= Signal(64, reset_less
=True)
65 self
.carry_out_o
= Signal(reset_less
=True)
67 def elaborate(self
, platform
):
70 ra
, rs
= self
.ra
, self
.rs
73 rot_count
= Signal(6, reset_less
=True)
74 rot
= Signal(64, reset_less
=True)
75 sh
= Signal(7, reset_less
=True)
76 mb
= Signal(7, reset_less
=True)
77 me
= Signal(7, reset_less
=True)
78 mr
= Signal(64, reset_less
=True)
79 ml
= Signal(64, reset_less
=True)
80 output_mode
= Signal(2, reset_less
=True)
81 hi32
= Signal(32, reset_less
=True)
82 repl32
= Signal(64, reset_less
=True)
84 # First replicate bottom 32 bits to both halves if 32-bit
85 with m
.If(self
.is_32bit
):
86 comb
+= hi32
.eq(rs
[0:32])
87 with m
.Elif(self
.sign_ext_rs
):
88 # sign-extend bottom 32 bits
89 comb
+= hi32
.eq(Repl(rs
[31], 32))
91 comb
+= hi32
.eq(rs
[32:64])
92 comb
+= repl32
.eq(Cat(rs
[0:32], hi32
))
94 shift_signed
= Signal(signed(6))
95 comb
+= shift_signed
.eq(self
.shift
[0:6])
97 # Negate shift count for right shifts
98 with m
.If(self
.right_shift
):
99 comb
+= rot_count
.eq(-shift_signed
)
101 comb
+= rot_count
.eq(self
.shift
[0:6])
104 m
.submodules
.rotl
= rotl
= ROTL(64)
105 comb
+= rotl
.a
.eq(repl32
)
106 comb
+= rotl
.b
.eq(rot_count
)
107 comb
+= rot
.eq(rotl
.o
)
109 # Trim shift count to 6 bits for 32-bit shifts
110 comb
+= sh
.eq(Cat(self
.shift
[0:6], self
.shift
[6] & ~self
.is_32bit
))
112 # XXX errr... we should already have these, in Fields? oh well
113 # Work out mask begin/end indexes (caution, big-endian bit numbering)
116 with m
.If(self
.clear_left
):
117 comb
+= mb
.eq(self
.mb
)
118 with m
.If(self
.is_32bit
):
119 comb
+= mb
[5:7].eq(Const(0b01, 2))
121 comb
+= mb
[5:7].eq(Cat(self
.mb_extra
, Const(0b0, 1)))
122 with m
.Elif(self
.right_shift
):
123 # this is basically mb = sh + (is_32bit? 32: 0);
125 with m
.If(self
.is_32bit
):
126 comb
+= mb
[5:7].eq(Cat(~sh
[5], sh
[5]))
128 comb
+= mb
.eq(Cat(Const(0b0, 5), self
.is_32bit
, Const(0b0, 1)))
131 with m
.If(self
.clear_right
& self
.is_32bit
):
132 # TODO: track down where this is. have to use fields.
133 comb
+= me
.eq(Cat(self
.me
, Const(0b01, 2)))
134 with m
.Elif(self
.clear_right
& ~self
.clear_left
):
135 # this is me, have to use fields
136 comb
+= me
.eq(Cat(self
.mb
, self
.mb_extra
, Const(0b0, 1)))
138 # effectively, 63 - sh
139 comb
+= me
.eq(Cat(~sh
[0:6], sh
[6]))
141 # Calculate left and right masks
142 m
.submodules
.right_mask
= right_mask
= Mask(64)
144 comb
+= right_mask
.shift
.eq(64-mb
)
145 comb
+= mr
.eq(right_mask
.mask
)
148 #comb += mr.eq(right_mask(m, mb))
150 m
.submodules
.left_mask
= left_mask
= Mask(64)
151 comb
+= left_mask
.shift
.eq(63-me
)
152 comb
+= ml
.eq(~left_mask
.mask
)
153 #comb += ml.eq(left_mask(m, me))
156 # Work out output mode
158 # 0w for rlw*, rldic, rldicr, rldimi, where w = 1 iff mb > me
159 # 10 for rldicl, sr[wd]
160 # 1z for sra[wd][i], z = 1 if rs is negative
161 with m
.If((self
.clear_left
& ~self
.clear_right
) | self
.right_shift
):
162 comb
+= output_mode
.eq(Cat(self
.arith
& repl32
[63], Const(1, 1)))
164 mbgt
= self
.clear_right
& (mb
[0:6] > me
[0:6])
165 comb
+= output_mode
.eq(Cat(mbgt
, Const(0, 1)))
167 # Generate output from rotated input and masks
168 with m
.Switch(output_mode
):
170 comb
+= self
.result_o
.eq((rot
& (mr
& ml
)) |
(ra
& ~
(mr
& ml
)))
172 comb
+= self
.result_o
.eq((rot
& (mr | ml
)) |
(ra
& ~
(mr | ml
)))
174 comb
+= self
.result_o
.eq(rot
& mr
)
176 comb
+= self
.result_o
.eq(rot | ~mr
)
177 # Generate carry output for arithmetic shift right of -ve value
178 comb
+= self
.carry_out_o
.eq((rs
& ~ml
).bool())
183 if __name__
== '__main__':
189 comb
+= mr
.eq(left_mask(m
, mb
))
198 run_simulation(m
, [loop()],
199 vcd_name
="test_mask.vcd")