projects
/
soc.git
/ blobdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
raw
|
inline
| side by side
enable/disable litex irqs based on variant name
[soc.git]
/
src
/
soc
/
litex
/
florent
/
libresoc
/
core.py
diff --git
a/src/soc/litex/florent/libresoc/core.py
b/src/soc/litex/florent/libresoc/core.py
index f72e2f076a9ca66132fe7cefe3823e291bbf55f4..3bc76798f64cc170f5672336e17c9169bb774920 100644
(file)
--- a/
src/soc/litex/florent/libresoc/core.py
+++ b/
src/soc/litex/florent/libresoc/core.py
@@
-148,7
+148,10
@@
class LibreSoC(CPU):
self.platform = platform
self.variant = variant
self.reset = Signal()
self.platform = platform
self.variant = variant
self.reset = Signal()
- self.interrupt = Signal(16)
+ irq_en = "noirq" not in variant
+
+ if irq_en:
+ self.interrupt = Signal(16)
if variant == "standard32":
self.data_width = 32
if variant == "standard32":
self.data_width = 32
@@
-200,11
+203,12
@@
class LibreSoC(CPU):
o_memerr_o = Signal(), # not connected
o_pc_o = Signal(64), # not connected
o_memerr_o = Signal(), # not connected
o_pc_o = Signal(64), # not connected
- # interrupts
- i_int_level_i = self.interrupt,
-
)
)
+ if irq_en:
+ # interrupts
+ self.cpu_params['i_int_level_i'] = self.interrupt
+
if jtag_en:
self.cpu_params.update(dict(
# JTAG Debug bus
if jtag_en:
self.cpu_params.update(dict(
# JTAG Debug bus