check_sim_memory)
# test with ALU data and Logical data
-#from soc.fu.alu.test.test_pipe_caller import ALUTestCase
+from soc.fu.alu.test.test_pipe_caller import ALUTestCase
#from soc.fu.logical.test.test_pipe_caller import LogicalTestCase
#from soc.fu.shift_rot.test.test_pipe_caller import ShiftRotTestCase
#from soc.fu.cr.test.test_pipe_caller import CRTestCase
#suite.addTest(TestRunner(CRTestCase.test_data))
#suite.addTest(TestRunner(ShiftRotTestCase.test_data))
#suite.addTest(TestRunner(LogicalTestCase.test_data))
- #suite.addTest(TestRunner(ALUTestCase.test_data))
+ suite.addTest(TestRunner(ALUTestCase.test_data))
#suite.addTest(TestRunner(BranchTestCase.test_data))
suite.addTest(TestRunner(SPRTestCase.test_data))