rename sys_clk in adder test experiments10_verilog (success compile)
[soclayout.git] / experiments10 / netlists.txt
2020-10-25 Jean-Paul ChaputExperiment10 switched to the new chip2core module.