aaagh found bug in litex setup, 64 bit WB bus was truncated
[soclayout.git] / experiments11 / doDesign.py
2020-11-30 Jean-Paul ChaputAdded experiments11, base for full chip with FlexLib...