add a test SRAM that lives behind a minerva LoadStoreUnitInterface
[soc.git] / src / soc / bus /
2020-06-26 Luke Kenneth Casso... add a test SRAM that lives behind a minerva LoadStoreUn...
2020-06-20 Luke Kenneth Casso... expand Memory width to 64 and granularity to 16 in...
2020-06-20 Luke Kenneth Casso... add asserts to check data output is correct
2020-06-20 Luke Kenneth Casso... add test_sram_wishbone.py