projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
actually remove todo comment for manually checking against instruction models
[soc.git] / src / soc / fu / div /
2020-06-18 Jacob Lifshayactually remove todo comment for manually checking... tree | commitdiff
2020-06-18 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-06-18 Jacob Lifshayfix bug and manually check div overflow code against... tree | commitdiff
2020-06-18 Jacob Lifshayworking on adding rest of stage classes for div pipeline tree | commitdiff
2020-06-11 Luke Kenneth Casso... rename get_sim_cr_a to get_wr_sim_cr_a for now tree | commitdiff
2020-06-10 Luke Kenneth Casso... re-do cookie-cut of alu test_pipe_caller.py over to... tree | commitdiff
2020-06-10 Luke Kenneth Casso... ilang file output change from alu_pipeline.il to div_pi... tree | commitdiff
2020-06-10 Luke Kenneth Casso... cookie-cut alu test_pipe_caller.py over tree | commitdiff
2020-06-10 Jacob Lifshaycreate div pipe setup stage tree | commitdiff
2020-06-04 Luke Kenneth Casso... use copy of FHDLTestCase tree | commitdiff
2020-05-23 Luke Kenneth Casso... add gitignore tree | commitdiff
2020-05-22 Luke Kenneth Casso... div probably uses ALU not Logical, needs double-checkin... tree | commitdiff
2020-05-22 Luke Kenneth Casso... rename Logical to Div in fu div test tree | commitdiff
2020-05-22 Luke Kenneth Casso... cookie-cut start on div pipe tree | commitdiff