Removed extraneous variable from 'ports=[..]' of main in bperm.py
[soc.git] / src / soc / logical / formal / proof_input_stage.py
2020-05-13 Luke Kenneth Casso... split out Logical operations into separate pipeline