missing ports from issuer, when doing verilog