soc.git
2020-07-17 Luke Kenneth... sigh easier to just do a line-for-line comparison of...
2020-07-17 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org...
2020-07-17 Luke Kenneth... port minerva cache fixes
2020-07-17 Jacob Lifshayadd .pylintrc
2020-07-17 Luke Kenneth... forward-port minerva loadstore bugfix
2020-07-17 Luke Kenneth... comments
2020-07-17 Luke Kenneth... submodule update (again. sigh)
2020-07-17 Luke Kenneth... whitespace
2020-07-17 Luke Kenneth... use convenience vars in spr proof
2020-07-17 Samuel A. Falvo IIFlesh out SPR-related FV properties.
2020-07-17 Luke Kenneth... whitespace
2020-07-17 Luke Kenneth... whitespace
2020-07-17 Jacob Lifshayadd simulation-only division core using nmigen div...
2020-07-17 Jacob Lifshayrename DIV->Div to be consistent
2020-07-17 Jacob Lifshayformat div code
2020-07-17 Jacob Lifshayadd missing fixedldstcache.py to .gitignore
2020-07-17 Jacob Lifshayupdate submodule
2020-07-16 Luke Kenneth... whoops tried doing mtspr priv, it failed but failed... div_pipeline
2020-07-16 Luke Kenneth... get shiftrot compunit working
2020-07-16 Luke Kenneth... more tidyup on use of CompOpSubsetBase
2020-07-16 Luke Kenneth... use CompOpSubsetBase in ldst record
2020-07-16 Luke Kenneth... sigh, bug in sprset.patch
2020-07-16 Luke Kenneth... update cr input record to use new CompOpSubsetBase
2020-07-16 Luke Kenneth... add regression test on setb simulator error
2020-07-16 Luke Kenneth... use CompOpSubsetBase class in Branch op record
2020-07-16 Luke Kenneth... get branch compunit working (missing bigendian arg)
2020-07-16 Luke Kenneth... get trap compunit test working, adding bigendian and msr
2020-07-16 Luke Kenneth... add mfmsr trap tests
2020-07-15 Luke Kenneth... use new CompOpSubsetBase in trap
2020-07-15 Luke Kenneth... remove unneeded comment in trap msin stage
2020-07-15 Luke Kenneth... remove unneeded comment in trap pipe_data
2020-07-15 Luke Kenneth... document branch pipeline relationship with PowerDecode2
2020-07-15 Luke Kenneth... simplify instr_is_priv
2020-07-15 Luke Kenneth... move traptype to soc.consts
2020-07-15 Luke Kenneth... add better comments on mul overflow
2020-07-15 Luke Kenneth... test privileged rfid call
2020-07-15 Luke Kenneth... spelling error
2020-07-15 Luke Kenneth... range of testing overflow was incorrect in mul
2020-07-15 Luke Kenneth... set MSR up properly for privileged mtmsr test
2020-07-15 Luke Kenneth... whoops forgot to update PC after trap in ISACaller
2020-07-15 Luke Kenneth... move priv test to above illegal/trap test
2020-07-15 Luke Kenneth... comments on IntegerData class
2020-07-15 Luke Kenneth... import PipeContext not FPPipeContext
2020-07-15 Luke Kenneth... minor reorg on PowerDecoder2, use switch/case rather...
2020-07-15 Luke Kenneth... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth... use case statement in PowerDecode2
2020-07-15 Luke Kenneth... select RA based on LDSTMode.update in PowerDecode2
2020-07-15 Luke Kenneth... add cache cx to LDSTMode
2020-07-15 Luke Kenneth... remove unused class XerBits
2020-07-15 Luke Kenneth... use Record Assert and also check muxid
2020-07-15 Luke Kenneth... no need to check individual port members, just check...
2020-07-14 Luke Kenneth... cookie-cut setup from alu proof_main_stage.py
2020-07-14 Luke Kenneth... reduce code size by using CompOpSubsetBase for ALU...
2020-07-14 Luke Kenneth... split out CompOpSubsetBase (meaning to do for a while)
2020-07-14 Luke Kenneth... update docstrings
2020-07-14 Luke Kenneth... adding MSR.PR unit test intended to activate privileged...
2020-07-14 Luke Kenneth... attempting to access self.msr directly
2020-07-14 Samuel A. Falvo IISPR: FV that should fail currently passes
2020-07-14 Luke Kenneth... set up masks for OP_RL* formal proof
2020-07-14 Luke Kenneth... add priv instruction checking to ISACaller simulator
2020-07-14 Luke Kenneth... add in privileged instruction decision-making in PowerD...
2020-07-14 Luke Kenneth... add MSR reading to issue FSM
2020-07-14 Luke Kenneth... comments on PowerDecode2
2020-07-14 Luke Kenneth... add MSR to PowerDecoder2
2020-07-14 Luke Kenneth... disable cxxsim test
2020-07-14 Luke Kenneth... attempting running cxxsim on ALU pipeline test
2020-07-14 Luke Kenneth... first attempt running cxxsim
2020-07-14 Tobias Platenfix path to nmigen-soc.git
2020-07-13 Luke Kenneth... whitespace
2020-07-13 Luke Kenneth... formal proof of OP_EXTSWSLI
2020-07-13 Luke Kenneth... quick test showing how left/right mask work
2020-07-13 Tobias Platenadd nmigen-soc to .gitlab-ci.yml
2020-07-13 Luke Kenneth... add mtmsrd instruction and unit test
2020-07-13 Luke Kenneth... comments
2020-07-13 Luke Kenneth... attempting formal proof of OP_EXTSWSLI
2020-07-13 Luke Kenneth... reduce rotl module to one line (use bit_select)
2020-07-13 Luke Kenneth... document rb as sh
2020-07-13 Luke Kenneth... increase range of test values for extswsli
2020-07-13 Luke Kenneth... add EXTSWSLI "pass" to formal shift_rot proof
2020-07-13 Luke Kenneth... remove unneeded spec patching
2020-07-13 Luke Kenneth... enable extswsli tests, fix spec-patching
2020-07-13 Luke Kenneth... add regression test, simulator is wrong
2020-07-13 Luke Kenneth... add simulator test against qemu for extswsli
2020-07-13 Luke Kenneth... fix read of sliced register
2020-07-13 Luke Kenneth... not perfect but close enough: add read registers RA...
2020-07-13 Luke Kenneth... add extswsli unit test
2020-07-13 Luke Kenneth... add link to rotator, sign-extend mode OP_EXTSWSLI
2020-07-12 Luke Kenneth... rename InternalOp to MicrOp
2020-07-12 Luke Kenneth... attempting to get test_trap_sim working, seems to switc...
2020-07-12 Luke Kenneth... submodule update
2020-07-12 Luke Kenneth... add OP_ATTN test back in
2020-07-12 Luke Kenneth... exit FSM when termination detected
2020-07-12 Luke Kenneth... code-morph on core connect_instruction
2020-07-12 Luke Kenneth... modify PowerDecoder to read LDSTMode correctly
2020-07-12 Luke Kenneth... change CSV LD/ST update field to LDSTMode (support...
2020-07-12 Luke Kenneth... return unsigned int from binary reading
2020-07-12 Luke Kenneth... update submodule
2020-07-12 Luke Kenneth... missed setting of link register on OP_BC in PowerDecoder2
2020-07-12 Luke Kenneth... msb of instruction causing sign-overflow
next