git.libre-soc.org Git - riscv-tests.git/search

2014-12-04	Andrew Waterman	Use new toolchain and calling convention	commit \| commitdiff \| tree
2014-12-04	Andrew Waterman	Rely on assembler to relax far branches	commit \| commitdiff \| tree
2014-12-04	Andrew Waterman	Make timer test more thorough	commit \| commitdiff \| tree
2014-11-07	Andrew Waterman	Fix build with riscv-gcc version 4.9	commit \| commitdiff \| tree
2014-11-07	Andrew Waterman	Don't access memory outside of the binary's range	commit \| commitdiff \| tree
2014-11-07	Andrew Waterman	Fix TLS in benchmarks	commit \| commitdiff \| tree
2013-09-21	Andrew Waterman	Re-enable virtual memory tests	commit \| commitdiff \| tree
2013-09-21	Andrew Waterman	New AUIPC semantics	commit \| commitdiff \| tree
2013-09-15	Andrew Waterman	Don't emit vector instructions for now	commit \| commitdiff \| tree
2013-09-11	Andrew Waterman	Add AMOXOR test	commit \| commitdiff \| tree
2013-08-25	Andrew Waterman	Don't build vector benchmarks for now	commit \| commitdiff \| tree
2013-08-25	Andrew Waterman	don't emit vvcfg for now	commit \| commitdiff \| tree
2013-08-24	Andrew Waterman	Add autoconf-generated configure	commit \| commitdiff \| tree
2013-08-24	Andrew Waterman	Reflect changes to ISA	commit \| commitdiff \| tree
2013-07-26	Andrew Waterman	Remove JALR static hints	commit \| commitdiff \| tree
2013-05-02	Andrew Waterman	use RVTEST_RV64UF macro for FPU tests	commit \| commitdiff \| tree
2013-05-02	Andrew Waterman	pass all FP tests if FPU not present	commit \| commitdiff \| tree
2013-04-30	Andrew Waterman	add first RV32 tests	commit \| commitdiff \| tree

RSS Atom