projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
too much debug info going past, so add the test registers to the
[soc.git] / src / soc / fu / div / core_stages.py
2020-07-17 Jacob Lifshayadd simulation-only division core using nmigen div... blob | commitdiff | raw
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp blob | commitdiff | raw | diff to current
2020-07-10 Luke Kenneth Casso... code comments blob | commitdiff | raw | diff to current
2020-07-09 Luke Kenneth Casso... remove xer_ca from DIV pipeline (took a bit of messing... blob | commitdiff | raw | diff to current
2020-06-18 Jacob Lifshaydiv pipe completed except for tests blob | commitdiff | raw | diff to current
2020-06-18 Jacob Lifshayworking on adding rest of stage classes for div pipeline blob | commitdiff | raw | diff to current