projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2021-12-05 Luke Kenneth... code-comments commit | commitdiff | tree
2021-12-05 Luke Kenneth... whitespace and minor cleanup of D-Cache commit | commitdiff | tree
2021-12-05 Luke Kenneth... more use of TLBHit Record in D-Cache commit | commitdiff | tree
2021-12-05 Luke Kenneth... correct tlb_hit_way and index sizes, use TLBHit Record... commit | commitdiff | tree
2021-12-05 Luke Kenneth... use TLBRecord in D-Cache for which TLB is selected commit | commitdiff | tree
2021-12-05 Luke Kenneth... split out TLBRecord, correct number of valid bits commit | commitdiff | tree
2021-12-05 Luke Kenneth... use Record in DCache for TLB commit | commitdiff | tree
2021-12-05 Luke Kenneth... use Record in D-Cache Cache Tags commit | commitdiff | tree
2021-12-05 Luke Kenneth... whitespace commit | commitdiff | tree
2021-12-05 Luke Kenneth... use Record for I-Cache Cache Tag/Valid commit | commitdiff | tree
2021-12-05 Luke Kenneth... whitespace commit | commitdiff | tree
2021-12-05 Luke Kenneth... use Record for ICache TLB commit | commitdiff | tree
2021-12-05 Luke Kenneth... sorting out test_mmu_dcache.py to use wb_get commit | commitdiff | tree
2021-12-05 Luke Kenneth... convert icache.py to standard wishbone Interface commit | commitdiff | tree
2021-12-05 Luke Kenneth... fake up wishbone stall signal in icache. commit | commitdiff | tree
2021-12-05 Luke Kenneth... fix icache row store issue commit | commitdiff | tree
2021-12-05 Luke Kenneth... using same tag/row functions as in dcache.py commit | commitdiff | tree
2021-12-05 Luke Kenneth... more signal sizes in icache.py commit | commitdiff | tree
2021-12-05 Luke Kenneth... incorrect Signal sizes in icache.py, commit | commitdiff | tree
2021-12-05 Luke Kenneth... sorting out icache.py, used to work commit | commitdiff | tree
2021-12-05 Luke Kenneth... remove redundant code commit | commitdiff | tree
2021-12-05 Luke Kenneth... add I-Cache standard bus (not used yet) commit | commitdiff | tree
2021-12-05 Luke Kenneth... remove yet another duplicate copy of wb_get, possible... commit | commitdiff | tree
2021-12-05 Luke Kenneth... replace yet another duplicate copy of wb_get, possible... commit | commitdiff | tree
2021-12-05 Luke Kenneth... wishbone bus convert on dcache commit | commitdiff | tree
2021-12-05 Luke Kenneth... correct import of wg_get function commit | commitdiff | tree
2021-12-04 Luke Kenneth... remove yet another duplicated copy of wb_get and add... commit | commitdiff | tree
2021-12-04 Luke Kenneth... rename function which needs replacing commit | commitdiff | tree
2021-12-04 Luke Kenneth... should have been using common version of wb_get, not... commit | commitdiff | tree
2021-12-04 Luke Kenneth... should not have been duplicating wb_get function in... commit | commitdiff | tree
2021-12-04 Luke Kenneth... get test_mmu_dcache.py working again commit | commitdiff | tree
2021-12-04 Luke Kenneth... remove wb_get, should not have been duplicated commit | commitdiff | tree
2021-12-04 Luke Kenneth... remove wb_get, should not have been massively duplicate... commit | commitdiff | tree
2021-12-04 Luke Kenneth... fix return results from pi_ld commit | commitdiff | tree
2021-12-04 Luke Kenneth... wark-wark, broke mmu with removing rin. reverted commit | commitdiff | tree
2021-12-04 Tobias Platenfixed wait_addr to exit immediately on exception commit | commitdiff | tree
2021-12-04 Luke Kenneth... tidyup, comments commit | commitdiff | tree
2021-12-04 Luke Kenneth... tidyup mmu commit | commitdiff | tree
2021-12-04 Luke Kenneth... sigh in MMU FSM use direct access to ldst.dar/dsisr... commit | commitdiff | tree
2021-12-04 Luke Kenneth... remove DAR from PortInterface (where is the data going... commit | commitdiff | tree
2021-12-04 Luke Kenneth... stop using dar_o from PortInterface, get DAR directly... commit | commitdiff | tree
2021-12-04 Luke Kenneth... put DSISR and DAR publicly accessible in LoadStore1 commit | commitdiff | tree
2021-12-04 Luke Kenneth... whoops fix up exception happened if alignment triggers... commit | commitdiff | tree
2021-12-04 Luke Kenneth... fix pi_st which should not be trying to wait for the... commit | commitdiff | tree
2021-12-04 Luke Kenneth... fixing DAR updating from exceptions commit | commitdiff | tree
2021-12-04 Luke Kenneth... whoops commit | commitdiff | tree
2021-12-04 Luke Kenneth... MMU lookup DSISR load bit inverted in LoadStore1 commit | commitdiff | tree
2021-12-04 Luke Kenneth... store DAR in LoadStore1 commit | commitdiff | tree
2021-12-04 Luke Kenneth... not busy if excrption occurs on MMU_LOOKUP in loadstore.py commit | commitdiff | tree
2021-12-04 Luke Kenneth... add means to update dsisr from MMU FSM. TODO: add a... commit | commitdiff | tree
2021-12-03 Luke Kenneth... priv_mode/virt_mode are set in the request, which is... commit | commitdiff | tree
2021-12-03 Luke Kenneth... in loadstore.py set align_intr from request which comes... commit | commitdiff | tree
2021-12-03 Luke Kenneth... driver conflict on priv_mode and virt_mode, do not... commit | commitdiff | tree
2021-12-03 Luke Kenneth... fix up test_loadstore1.py commit | commitdiff | tree
2021-12-03 Luke Kenneth... in loadstore.py, when an exception is done or if the FSM commit | commitdiff | tree
2021-12-03 Luke Kenneth... fix PortInterfaceBase commit | commitdiff | tree
2021-12-03 Luke Kenneth... fix up LDST test functions pi_ld and pi_st to respect... commit | commitdiff | tree
2021-12-03 Luke Kenneth... whitespace commit | commitdiff | tree
2021-12-03 Luke Kenneth... add misaligned ld/st to trigger an exception commit | commitdiff | tree
2021-12-03 Luke Kenneth... comment out dsisr and dar in mmu FSM for now commit | commitdiff | tree
2021-12-02 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-12-02 Tobias Platencleanup test_compldst_multi_mmu.py commit | commitdiff | tree
2021-12-02 Luke Kenneth... add a bitvector remap function, the plan is to use... commit | commitdiff | tree
2021-12-02 Tobias Platenfix test_random in test_loadstore1 commit | commitdiff | tree
2021-12-02 Luke Kenneth... use new namedtuple in core when calling regspec_decode() commit | commitdiff | tree
2021-12-02 Luke Kenneth... add module parameter to regspec_decode and therefore... commit | commitdiff | tree
2021-12-02 Jacob Lifshayremove bitmanip fu cuz ternlogi (the only instruction... commit | commitdiff | tree
2021-12-02 Jacob Lifshayadd ternlogi to shiftrot commit | commitdiff | tree
2021-12-02 Jacob Lifshayformat code commit | commitdiff | tree
2021-12-01 Luke Kenneth... stack of changes to MultiCompUnit to speed it up commit | commitdiff | tree
2021-12-01 Luke Kenneth... experimenting with option to shorten MultiCompUnit... commit | commitdiff | tree
2021-12-01 Luke Kenneth... create single-stage ALU pipeline, shorten latency on... commit | commitdiff | tree
2021-12-01 Luke Kenneth... allow MultiCompUnit to set read and write latches to... commit | commitdiff | tree
2021-12-01 Luke Kenneth... FunctionUnitBaseMulti which derives from ReservationSta... commit | commitdiff | tree
2021-12-01 Luke Kenneth... better name for read latch in core.py commit | commitdiff | tree
2021-12-01 Luke Kenneth... use m.submodules[name] instead of getattr commit | commitdiff | tree
2021-12-01 Luke Kenneth... remove redundant / mis-named variable in core commit | commitdiff | tree
2021-12-01 Luke Kenneth... code-comments commit | commitdiff | tree
2021-12-01 Luke Kenneth... remove unneeded data structure in core commit | commitdiff | tree
2021-12-01 Luke Kenneth... whoops treereduce on write-vector set/clr error commit | commitdiff | tree
2021-12-01 Luke Kenneth... more code-cleanup commit | commitdiff | tree
2021-12-01 Luke Kenneth... use new regspec_decode and fu.get_iospec functions commit | commitdiff | tree
2021-12-01 Luke Kenneth... core tidyup commit | commitdiff | tree
2021-12-01 Luke Kenneth... add Regspecs get_io_spec function commit | commitdiff | tree
2021-11-30 Luke Kenneth... start allocating more FUs (more ReservationStations) commit | commitdiff | tree
2021-11-30 Tobias Platenrandom loadstore1 test: readback written data commit | commitdiff | tree
2021-11-30 Tobias Platenreenable dcbz test case commit | commitdiff | tree
2021-11-30 Tobias Platenreturn correct data from microwatt commit | commitdiff | tree
2021-11-30 Tobias Platencleanup test_loadstore1.py commit | commitdiff | tree
2021-11-30 Tobias Platenloadstore: add done_delay commit | commitdiff | tree
2021-11-30 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2021-11-30 Luke Kenneth... add LogicalTestCases back in to test_core.py (pass) commit | commitdiff | tree
2021-11-30 Luke Kenneth... let PowerDecode2 decide which operand class to use... commit | commitdiff | tree
2021-11-30 Luke Kenneth... use latched readflag (recspec_decode_read "ok") instead... commit | commitdiff | tree
2021-11-30 Luke Kenneth... tidyup on read-flag latches commit | commitdiff | tree
2021-11-30 Luke Kenneth... fix read-decode information by latching not just the... commit | commitdiff | tree
2021-11-30 Luke Kenneth... fix write-after-write hazard checking commit | commitdiff | tree
2021-11-30 Luke Kenneth... allow busy to settle before checking state in test_core.py commit | commitdiff | tree
2021-11-30 Luke Kenneth... only check regs right at the end in test_core.py overla... commit | commitdiff | tree
2021-11-30 Luke Kenneth... move sim call before core run in test_core.py commit | commitdiff | tree
next