Undo damage done by deleting VHDL microwatt comments,
[soc.git] / src / soc / fu / trap /
drwxr-xr-x   ..
-rw-r--r-- 8834 main_stage.py
-rw-r--r-- 2725 pipe_data.py