projects / soclayout.git / blob
? search:
summary | shortlog | log | commit | commitdiff | tree
history | raw | HEAD
rename sys_clk in adder test experiments10_verilog (success compile)
[soclayout.git] / .gitignore
1 .*.sw?
2 *.pyc
3 mk/