increase core size to see if global routing can be achieved
[soclayout.git] / experiments10_verilog /
2021-04-09 Luke Kenneth Casso... sigh, broken experiment10_verilog
2021-04-09 Luke Kenneth Casso... whitespace cleanup
2021-04-09 Luke Kenneth Casso... pad name starts with p_
2021-04-09 Luke Kenneth Casso... rename design of experiments10 to match ls180 chip...
2021-04-02 Luke Kenneth Casso... experiment with nmigen verilog generation