projects
/
soclayout.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
use --recursive on git submodule not --remote - one does a "latest update"
[soclayout.git]
/
experiments9
/ LibreSOCMem.py
2021-10-06
Jean-Paul Chaput
Merge branch 'master' of ssh://libre-riscv.org:922...
commit
|
commitdiff
2021-10-06
Jean-Paul Chaput
More accurate abstract models for SRAM & PLL.
commit
|
commitdiff
2021-06-08
Jean-Paul Chaput
Merge branch 'master' of ssh://libre-riscv.org:922...
commit
|
commitdiff
2021-06-05
Luke Kenneth Casso...
whoops, fake pll/mem need vss/vdd
commit
|
commitdiff
2021-05-27
Luke Kenneth Casso...
set other nets to input in fake 4k SRAM cell
commit
|
commitdiff
2021-05-27
Luke Kenneth Casso...
set fake-mem LibreSOCMem output q as a Net Output
commit
|
commitdiff
2021-05-25
Luke Kenneth Casso...
attempt better grid alignment for fake cells
commit
|
commitdiff
2021-05-25
Luke Kenneth Casso...
change cell sizes to grid layout (?)
commit
|
commitdiff
2021-05-24
Luke Kenneth Casso...
round to 0.135 cell grid?
commit
|
commitdiff
2021-04-30
Luke Kenneth Casso...
enabling experiments9 new LibreSOCMem fake blackbox...
commit
|
commitdiff
2021-04-30
Luke Kenneth Casso...
add complete series of pins onto fake SRAM
commit
|
commitdiff
2021-04-28
Luke Kenneth Casso...
first experiment creating a LibreSOCMem library with...
commit
|
commitdiff