projects
/
nmigen-soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
must not delay ack to wb request in SRAM
[nmigen-soc.git]
/
nmigen_soc
/
test
/
test_wishbone_bus.py
2020-06-20
Luke Kenneth Casso...
resolve internal (nmigen_soc) imports
blob
|
commitdiff
|
raw
2020-06-20
Luke Kenneth Casso...
fix nmigen imports
blob
|
commitdiff
|
raw
|
diff to current
2020-06-19
Luke Kenneth Casso...
autopep8 cleanup
blob
|
commitdiff
|
raw
|
diff to current
2020-06-19
Luke Kenneth Casso...
whitespace cleanup
blob
|
commitdiff
|
raw
|
diff to current
2020-03-01
Harry Ho
wishbone: fix SRAM; improve tests for Decoder & Arbiter
wishbone_interconnect
blob
|
commitdiff
|
raw
|
diff to current
2020-01-29
Harry Ho
wishbone.bus: borrow & re-design Arbiter from 'jfng...
blob
|
commitdiff
|
raw
|
diff to current
2020-01-29
Harry Ho
wishbone: add a simple test for InterconnectShared
blob
|
commitdiff
|
raw
|
diff to current
2020-01-22
Jean-François Nguyen
wishbone.bus: add Arbiter.
blob
|
commitdiff
|
raw
|
diff to current
2019-10-26
whitequark
wishbone.bus: add Decoder.
blob
|
commitdiff
|
raw
|
diff to current
2019-10-26
whitequark
wishbone.bus.Interface: add support for LOCK_IO signal.
blob
|
commitdiff
|
raw
|
diff to current
2019-10-26
whitequark
Add missing tests (100% branch coverage!)
blob
|
commitdiff
|
raw
|
diff to current
2019-10-25
whitequark
wishbone.bus: add Interface.
blob
|
commitdiff
|
raw
|
diff to current