Allow the formal engine to perform a same-cycle result in the ALU
[soc.git] / src / soc / bus / simple_gpio.py
2020-09-05 Luke Kenneth Casso... add simple GPIO wishbone bus to litex sim.py
2020-09-05 Luke Kenneth Casso... move wb read/write to separate util test library and...
2020-09-05 Luke Kenneth Casso... add simple wishbone GPIO peripheral