projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
too much debug info going past, so add the test registers to the
[soc.git]
/
src
/
soc
/
fu
/
div
/
test
/
test_fsm.py
2020-07-22
Jacob Lifshay
fix test_div_state_fsm
blob
|
commitdiff
|
raw
2020-07-19
Luke Kenneth Casso...
if nmigen.sim.pysim import fails use nmigen.back.pysim
blob
|
commitdiff
|
raw
|
diff to current
2020-07-18
Jacob Lifshay
Merge branch 'master' of ssh://git.libre-riscv.org...
blob
|
commitdiff
|
raw
|
diff to current
2020-07-18
Jacob Lifshay
add div fsm core (`DivState*`) with tests
blob
|
commitdiff
|
raw
|
diff to current