projects
/
soc.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
start putting state info into LoadStore1, slowly putting loadstore1.vhdl
[soc.git]
/
src
/
soc
/
fu
/
logical
/
input_stage.py
2020-08-24
Cole Poirier
Merge branch 'master' of git.libre-soc.org:soc
blob
|
commitdiff
|
raw
2020-08-22
Luke Kenneth Casso...
bug in andc and orc, complement was taking place on...
blob
|
commitdiff
|
raw
2020-05-23
Luke Kenneth Casso...
add input / output stage missing modules
blob
|
commitdiff
|
raw
|
diff to current
2020-05-22
Luke Kenneth Casso...
soc.fu.logical.input_stage no different from ALU: delete
blob
|
commitdiff
|
raw
2020-05-18
Luke Kenneth Casso...
mass-rename of modules to soc.fu.*
blob
|
commitdiff
|
raw
|
diff to current
2020-05-18
Luke Kenneth Casso...
rename pipe to fu
blob
|
commitdiff
|
raw
|
diff to current