projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
add in privileged instruction decision-making in PowerDecode2
[soc.git] / src / soc / fu / spr /
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp tree | commitdiff
2020-07-11 Luke Kenneth Casso... sorting out bigendian/littleendian including in qemu tree | commitdiff
2020-07-08 Luke Kenneth Casso... add to/from spr test (mtspr, mfspr) tree | commitdiff
2020-07-08 Jacob LifshayMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-07-06 Luke Kenneth Casso... adding mtspr tests tree | commitdiff
2020-07-05 Luke Kenneth Casso... big reorg on PowerDecoder2, actually Decode2Execute1Type tree | commitdiff
2020-07-05 Luke Kenneth Casso... get/set slow spr in spr test_pipe_caller tree | commitdiff
2020-07-04 Luke Kenneth Casso... debugging decoding of SPRs (fast) tree | commitdiff
2020-07-04 Luke Kenneth Casso... add spr test, add decode of spr in/out tree | commitdiff
2020-07-04 Luke Kenneth Casso... add spr main stage tree | commitdiff
2020-07-04 Luke Kenneth Casso... add spr input record tree | commitdiff
2020-07-04 Luke Kenneth Casso... add SPR pipeline tree | commitdiff
2020-06-06 Luke Kenneth Casso... remove unneeded imports tree | commitdiff
2020-06-06 Luke Kenneth Casso... noticed the regular pattern in all pipe_data.py (regspecs). tree | commitdiff
2020-06-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... tree | commitdiff
2020-06-03 Luke Kenneth Casso... convenience rename for spr pipe_data.py, consistent... tree | commitdiff
2020-05-24 Luke Kenneth Casso... add comments for SPR pipe_data tree | commitdiff
2020-05-24 Luke Kenneth Casso... add SPR pipe_data.py tree | commitdiff