projects / gem5.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gem5.git
2021-02-15 Sandipan Dasarch-power: Add parity instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add population count instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add zero count instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add sign-extend instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix disassembly for logical instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix logical instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor logical instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add character compare instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix disassembly for compare instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix compare instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor compare instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add fields for D and X form instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword modulo instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add word modulo instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword divide-extended instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword divide instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add word divide-extended instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword multiply-add instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add fields for VA form instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword multiply instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add PC-relative arithmetic instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add fields for DX form instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix disassembly for arithmetic instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix arithmetic instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor arithmetic instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add atomic load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add byte-reversed load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add doubleword load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix disassembly for load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor load-store instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add fields for DS form instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix precedence of register operands commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add TAR and associated instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix disassembly for branch instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix branch conditional instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor branch instructions commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Fix extended opcode based decoding commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Add and rename some opcode fields commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor instruction decoding commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Refactor special purpose registers commit | commitdiff | tree
2021-02-15 Sandipan Dasarch-power: Use 64-bit registers and operands commit | commitdiff | tree
2021-02-15 Daniel R. Carvalhobase: Add enum to_number tests commit | commitdiff | tree
2021-02-13 Gabe Blackscons: Work around a scons bug when calling TryCompile. commit | commitdiff | tree
2021-02-13 Gabe Blackarch-x86: Use popCount from bitfields.hh. commit | commitdiff | tree
2021-02-13 Gabe Blackarch: Stop including unnecessary FP headers. commit | commitdiff | tree
2021-02-12 Tiago Mückmem-ruby: intToTick helper commit | commitdiff | tree
2021-02-12 Tiago Mückmem-ruby: add wakeup_port statement commit | commitdiff | tree
2021-02-11 Tiago Mückmem-ruby: add andMask to WriteMask commit | commitdiff | tree
2021-02-11 Tiago Mückpython: more readable Ruby dot topology commit | commitdiff | tree
2021-02-11 Kyle Roartyarch-gcn3: Fix sign extension for branches with multipl... commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Simplify kvm architecture compatibility check. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Merge redundant checks for the socket library. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Simplify the check for protoc. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Create a Configure checker for pkg-config. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Simplify the check for hdf5 support. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Simplify backtrace implementation detection. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Simplify check for have_posix_clock. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Move a displaced have_posix_clock check back... commit | commitdiff | tree
2021-02-11 Gabe Blackscons: Use conf to determine if some flags are supported. commit | commitdiff | tree
2021-02-11 Gabe Blackscons: In Check(Cxx|Link)Flag, only install the flag... commit | commitdiff | tree
2021-02-11 Tiago Mückmem-ruby: fix Sequencer latency reporting commit | commitdiff | tree
2021-02-11 Tiago Mückmem-ruby: fix functional reads in abstract ctrl commit | commitdiff | tree
2021-02-11 Tiago Mückmem-ruby: fixes for masked writes commit | commitdiff | tree
2021-02-11 Tiago Mückmem-ruby: warns on masked functional writes commit | commitdiff | tree
2021-02-11 Giacomo Travagliniarch-arm: Fix CPTR_EL2 writes commit | commitdiff | tree
2021-02-10 Hoa Nguyenmem: Initialize pendingWrites stat of NVMStats commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Pull Configure() to earlier in SConstruct so... commit | commitdiff | tree
2021-02-10 Daniel R. Carvalhobase: Fix copyright of base/stats/SConscript commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Extract the gem5 specific Configure call to... commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Trim down a check for mac OS and arch setting... commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Remove "TIMEOUT" variable and checks. commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Update the Check(Cxx|Link)Flag checks to set... commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Remove partial linking. commit | commitdiff | tree
2021-02-10 Gabe Blackcpu: Delete the empty, default off "nocpu". commit | commitdiff | tree
2021-02-10 Giacomo Travaglinidev-arm: Add VRAM to VExpress_GEM5_Base commit | commitdiff | tree
2021-02-10 Gabe Blackscons: Add support for debug info compression. commit | commitdiff | tree
2021-02-10 Hoa Nguyencpu: Remove units from stats description commit | commitdiff | tree
2021-02-10 Hoa Nguyenarch-riscv: Fixed the style of stats variable names... commit | commitdiff | tree
2021-02-10 Hoa Nguyendev,dev-arm: Remove units from stats description commit | commitdiff | tree
2021-02-10 Hoa Nguyenmem: Remove units from stats description commit | commitdiff | tree
2021-02-10 Hoa Nguyenbase-stats: Print Units in Stats dump commit | commitdiff | tree
2021-02-10 Hoa Nguyenmem: Change warmupCycle stat to warmupTick commit | commitdiff | tree
2021-02-10 Hoa Nguyencpu: Add Units to cpu stats commit | commitdiff | tree
2021-02-10 Hoa Nguyenlearning-gem5: Add units to stats commit | commitdiff | tree
2021-02-10 Hoa Nguyenarch-arm,arch-riscv,arch-x86: Add units to stats commit | commitdiff | tree
2021-02-10 Hoa Nguyendev,dev-arm: Add units to stats in /src/dev commit | commitdiff | tree
2021-02-10 Hoa Nguyensim: Add units to src/sim commit | commitdiff | tree
2021-02-10 Hoa Nguyenmem: Add Units to mem stats commit | commitdiff | tree
2021-02-10 Hoa Nguyencpu,mem: Converting stats to supported units commit | commitdiff | tree
2021-02-10 Hoa Nguyenmem: Fix/Improve stats in src/mem commit | commitdiff | tree
2021-02-10 Hoa Nguyenbase-stats: Add Units to Stats commit | commitdiff | tree
2021-02-10 Gabe Blackcpu: Track misc regs in vectors in the O3 CPU instructi... commit | commitdiff | tree
2021-02-10 Gabe Blackcpu: Track flat register indices in the Minor CPU with... commit | commitdiff | tree
2021-02-10 Gabe Blackcpu: Factor MaxInst(SrcDest)Regs out of the trace CPU. commit | commitdiff | tree
2021-02-09 David Schallbase: Add XOR and modulo operator to ChannelAddr commit | commitdiff | tree
2021-02-09 Gabe Blacksim: Get rid of the IsConforming type trait template. commit | commitdiff | tree
2021-02-09 Gabe Blackarch,sim: Use VPtr<> instead of Addr in system call... commit | commitdiff | tree
2021-02-08 Giacomo Travaglinidev-arm: Reduce boilerplate when read/writing to Pio... commit | commitdiff | tree
2021-02-07 Daniel R. Carvalhodev: Fix register bank unit test in .debug commit | commitdiff | tree
next