projects
/
sifive-blocks.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
sifive-blocks.git
2017-06-29
Wesley W. Terpstra
diplomacy: add reg-names to devices (#22)
commit
|
commitdiff
|
tree
2017-06-19
Megan Wachs
gpio: Make IOF optional (#21)
commit
|
commitdiff
|
tree
2017-06-15
Henry Cook
make some base bundle classes easier to clone (#20)
commit
|
commitdiff
|
tree
2017-06-15
Wesley W. Terpstra
spi: add dts ranges field for memory mapped spi (#19)
commit
|
commitdiff
|
tree
2017-06-13
Henry Cook
Merge pull request #18 from sifive/lazy-raw-module-imp
commit
|
commitdiff
|
tree
2017-06-13
Megan Wachs
More Peripheral-to-pins cleanups
commit
|
commitdiff
|
tree
2017-06-13
Megan Wachs
UART: actually return the pins, not just the module...
commit
|
commitdiff
|
tree
2017-06-13
Megan Wachs
GPIO/SPI/I2C: Add sync stages in place of dummy variabl...
commit
|
commitdiff
|
tree
2017-06-13
Megan Wachs
GPIO/SPI/I2C: Add sync stages in place of dummy variabl...
commit
|
commitdiff
|
tree
2017-06-12
Henry Cook
periphery: convert periphery bundle traits to work...
commit
|
commitdiff
|
tree
2017-06-10
Megan Wachs
Merge pull request #17 from sifive/peripheral_options
commit
|
commitdiff
|
tree
2017-06-09
Megan Wachs
peripheral_options: Actually compiles
commit
|
commitdiff
|
tree
2017-06-08
Megan Wachs
SPIFlash: make it listable
commit
|
commitdiff
|
tree
2017-06-08
Megan Wachs
GPIO: Make GPIO peripheral another listable one
commit
|
commitdiff
|
tree
2017-06-02
Wesley W. Terpstra
vc707axi: track rocketchip API changes (#16)
commit
|
commitdiff
|
tree
2017-05-14
Wesley W. Terpstra
uart: power-on with the right divider for the design...
commit
|
commitdiff
|
tree
2017-05-13
Wesley W. Terpstra
Merge pull request #14 from sifive/async-pcie
commit
|
commitdiff
|
tree
2017-05-13
Wesley W. Terpstra
vc707mig: use an external ibuf
commit
|
commitdiff
|
tree
2017-05-13
Wesley W. Terpstra
xilinxvc707pciex1: push to a dedicated clock domain
commit
|
commitdiff
|
tree
2017-05-11
Wesley W. Terpstra
xilinx mig: put a buffer infront of the controller...
commit
|
commitdiff
|
tree
2017-05-08
Wesley W. Terpstra
xilinxvc707pciex1: better wrapper for AXI4-Lite control...
commit
|
commitdiff
|
tree
2017-05-03
Henry Cook
Merge pull request #10 from sifive/axi-mmio
commit
|
commitdiff
|
tree
2017-05-02
Yunsup Lee
Merge pull request #11 from sifive/spi
commit
|
commitdiff
|
tree
2017-05-02
Albert Ou
spi: Fix off-by-one error in calculating cycles per...
commit
|
commitdiff
|
tree
2017-05-02
Albert Ou
spi: Fix io.port.dq(3) output enable
commit
|
commitdiff
|
tree
2017-04-26
Wesley W. Terpstra
axi4: switch to new pipelined converters
axi-mmio
commit
|
commitdiff
|
tree
2017-04-25
Henry Styles
Merge pull request #9 from sifive/vc707_mig_analog_inout
commit
|
commitdiff
|
tree
2017-04-25
Henry Styles
Use _chisel3 analog for MIG inout
vc707_mig_analog_inout
commit
|
commitdiff
|
tree
2017-04-25
solomatnikov
Added stall for read after write (#8)
commit
|
commitdiff
|
tree
2017-04-10
Megan Wachs
Merge pull request #7 from sifive/ndreset
commit
|
commitdiff
|
tree
2017-04-07
Megan Wachs
MockAON: Accept the non-debug interrupt as an input...
commit
|
commitdiff
|
tree
2017-03-31
Megan Wachs
Merge pull request #6 from sifive/debug_v013
commit
|
commitdiff
|
tree
2017-03-31
Megan Wachs
spi: correct polarity of FIRRTL combo loop detection...
commit
|
commitdiff
|
tree
2017-03-31
Megan Wachs
Merge remote-tracking branch 'origin/fix-false-comb...
commit
|
commitdiff
|
tree
2017-03-31
Jack Koenig
"Fix" false combinational loop through SPIArbiter
fix-false-comb-loop
commit
|
commitdiff
|
tree
2017-03-28
Megan Wachs
Merge remote-tracking branch 'origin/master' into debug...
commit
|
commitdiff
|
tree
2017-03-26
Yunsup Lee
rename l2FrontendBus as fsb
commit
|
commitdiff
|
tree
2017-03-25
Yunsup Lee
rename l2FrontendBus as fsb
commit
|
commitdiff
|
tree
2017-03-25
Megan Wachs
JTAG: make TRSTn optional for all helpers as well to...
commit
|
commitdiff
|
tree
2017-03-23
Megan Wachs
Merge remote-tracking branch 'origin/master' into debug...
commit
|
commitdiff
|
tree
2017-03-22
Yunsup Lee
update TLRegisterNode to take Seq of AddressSet
commit
|
commitdiff
|
tree
2017-03-22
Megan Wachs
TLSPI: address parameter must now be a sequence.
commit
|
commitdiff
|
tree
2017-03-14
Megan Wachs
Adjust JTAG for rocket-chip changes
commit
|
commitdiff
|
tree
2017-03-10
Megan Wachs
Merge remote-tracking branch 'origin/master' into debug...
commit
|
commitdiff
|
tree
2017-03-03
Wesley W. Terpstra
xilinx pcie: add the high PCIe address bits (physical...
commit
|
commitdiff
|
tree
2017-03-03
Wesley W. Terpstra
Merge pull request #4 from sifive/periphery-keys
commit
|
commitdiff
|
tree
2017-03-03
Wesley W. Terpstra
devices: include DTS meta-data
commit
|
commitdiff
|
tree
2017-03-03
Wesley W. Terpstra
devices: create periphery keys for all devices
commit
|
commitdiff
|
tree
2017-03-02
Megan Wachs
jtag: The jtag interfaces have moved to a different...
commit
|
commitdiff
|
tree
2017-02-17
Megan Wachs
Merge pull request #2 from sifive/homogenous_bag_periph...
commit
|
commitdiff
|
tree
2017-02-17
Megan Wachs
Use HomogenousBag to handle lists of peripherals
commit
|
commitdiff
|
tree
2017-02-10
solomatnikov
Merge pull request #1 from sifive/i2c
commit
|
commitdiff
|
tree
2017-02-10
Alex Solomatnikov
Merge remote-tracking branch 'origin/master' into i2c
i2c
commit
|
commitdiff
|
tree
2017-02-09
Alex Solomatnikov
Flipped polarity of output enables to match Guava pins...
commit
|
commitdiff
|
tree
2017-02-09
Alex Solomatnikov
Made regs 32-bit word aligned to match the rest of...
commit
|
commitdiff
|
tree
2017-02-08
Alex Solomatnikov
Added note: WISHBONE interface replaced by Tilelink2
commit
|
commitdiff
|
tree
2017-02-07
Alex Solomatnikov
Added license
commit
|
commitdiff
|
tree
2017-02-06
Alex Solomatnikov
Renamed i2cDevices to i2c
commit
|
commitdiff
|
tree
2017-02-04
Wesley W. Terpstra
xilinx mig: track changes in rocket-chip
commit
|
commitdiff
|
tree
2017-02-04
Alex Solomatnikov
Addressing comments: bool style, comments, removed...
commit
|
commitdiff
|
tree
2017-02-04
Alex Solomatnikov
Bug fixes: passing OC WB test
commit
|
commitdiff
|
tree
2017-02-01
Wesley W. Terpstra
sifive-blocks: trust diplomacy to get names right
commit
|
commitdiff
|
tree
2017-02-01
Alex Solomatnikov
Completed Chisel RTL (not tested yet)
commit
|
commitdiff
|
tree
2017-01-31
Wesley W. Terpstra
spi: work around ucb-bar/chisel3#472
commit
|
commitdiff
|
tree
2017-01-30
Wesley W. Terpstra
xilinx ip: adjust to new diplomacy API
commit
|
commitdiff
|
tree
2017-01-24
Alex Solomatnikov
Initial (compilable) version of I2C (no actual logic...
commit
|
commitdiff
|
tree
2017-01-21
Wesley W. Terpstra
xilinx pcie: put buffers before the outputs to the...
commit
|
commitdiff
|
tree
2017-01-20
Wesley W. Terpstra
mig: track change to Blind port API in rocket
commit
|
commitdiff
|
tree
2016-12-07
Wesley W. Terpstra
LazyModule: provide Parameters
commit
|
commitdiff
|
tree
2016-12-07
Wesley W. Terpstra
xilinx pcie: bytes, not bits
commit
|
commitdiff
|
tree
2016-12-03
Wesley W. Terpstra
RegMapFIFO: amoor.w can do thread-safe TX
commit
|
commitdiff
|
tree
2016-11-30
Richard Xia
Add /target to .gitignore.
commit
|
commitdiff
|
tree
2016-11-29
SiFive
Initial commit.
commit
|
commitdiff
|
tree