projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2021-01-23 Luke Kenneth... add predicate-result svp64 decoding commit | commitdiff | tree
2021-01-23 Luke Kenneth... add svp64 saturation decoding commit | commitdiff | tree
2021-01-23 Luke Kenneth... start decoding modes in svp64 commit | commitdiff | tree
2021-01-23 Luke Kenneth... and now for something completely different... commit | commitdiff | tree
2021-01-23 Luke Kenneth... add elwidth encoding svp64, add more debug-print commit | commitdiff | tree
2021-01-23 Luke Kenneth... add svp64 subvl encoding commit | commitdiff | tree
2021-01-23 Luke Kenneth... add in svp64 predicate mask encoding commit | commitdiff | tree
2021-01-23 Luke Kenneth... capture CR 3 and 5 bit sv encodings commit | commitdiff | tree
2021-01-23 Luke Kenneth... start decoding EXTRA2/3 commit | commitdiff | tree
2021-01-23 Luke Kenneth... start decoding sv EXTRAs and identifying them commit | commitdiff | tree
2021-01-23 Luke Kenneth... start to read RM CSV files commit | commitdiff | tree
2021-01-23 Luke Kenneth... add beginnings of svp64 assembly translator commit | commitdiff | tree
2021-01-22 Luke Kenneth... add example on how to access regs list for cmp commit | commitdiff | tree
2021-01-19 Tobias Platentest_issuer_mmu_data_path.py: test both ld and st instr... commit | commitdiff | tree
2021-01-19 Tobias Platenconnect LDSTException to MMU and DCache commit | commitdiff | tree
2021-01-19 Tobias Platenconnect wishbone bus to test memory commit | commitdiff | tree
2021-01-18 Tobias Platenuncomment #FIXME in unit_test commit | commitdiff | tree
2021-01-18 Tobias Platenfu/mmu/fsm.py: connect valid and load signals commit | commitdiff | tree
2021-01-17 Tobias Platenadd test memory for simulation commit | commitdiff | tree
2021-01-17 Tobias Platencleanup test_issuer_mmu_data_path.py commit | commitdiff | tree
2021-01-16 Tobias Platenclean up test case for tlbie and dcbz commit | commitdiff | tree
2021-01-16 Tobias Platenmove microwatt_mmu bool variable to pspec commit | commitdiff | tree
2021-01-16 Tobias Platenadd new unittest: test_issuer_mmu_data_path.py commit | commitdiff | tree
2021-01-15 Tobias Platencleanup test_non_production_core.py commit | commitdiff | tree
2021-01-15 Tobias Platenadd microwatt_mmu boolean variable to core and compunits commit | commitdiff | tree
2021-01-15 Tobias Platentest_non_production_core.py: fix hanging test commit | commitdiff | tree
2021-01-15 Tobias Platentest_non_production_core.py: wire instruction decoder... commit | commitdiff | tree
2021-01-14 Tobias Platenadd test case for mmu+NonProductionCore commit | commitdiff | tree
2021-01-10 Tobias Platenadd microwatt mmu config option to compunits.py commit | commitdiff | tree
2021-01-08 Tobias Platenfix broken testcase for simple core commit | commitdiff | tree
2021-01-07 Tobias Platenset initial_sprs, cleanup mfspr testprog commit | commitdiff | tree
2021-01-07 Tobias Platenmfspr is RT, SPR commit | commitdiff | tree
2021-01-06 Tobias Platenfirst testcase for mmu: case_mfspr_after_invalid_load commit | commitdiff | tree
2021-01-06 Tobias Platenfu/mmu/fsm.py: mfspr!=mtspr commit | commitdiff | tree
2021-01-04 Tobias Platentest_countzero.py: rename output files commit | commitdiff | tree
2021-01-01 Cesar StraussAdd zero CR test case and fix comments commit | commitdiff | tree
2021-01-01 Cesar StraussAdd test cases with rc=1 commit | commitdiff | tree
2021-01-01 Cesar StraussMake all ports the same size, on the test ALU commit | commitdiff | tree
2021-01-01 Cesar StraussAdd CR output port to test cases commit | commitdiff | tree
2021-01-01 Cesar StraussAdd CR to the output data port commit | commitdiff | tree
2021-01-01 Cesar StraussMake output write enables independent of valid_o commit | commitdiff | tree
2021-01-01 Cesar StraussMove NOP test case earlier commit | commitdiff | tree
2021-01-01 Cesar StraussDisable data value output on NOP commit | commitdiff | tree
2021-01-01 Cesar StraussAdd condition register (CR) output commit | commitdiff | tree
2020-12-31 Cesar StraussImplement and test NOP in the test ALU commit | commitdiff | tree
2020-12-31 Cesar StraussDon't use OP_NOP for zero-delay subtraction commit | commitdiff | tree
2020-12-31 Cesar StraussTest first input port being masked out commit | commitdiff | tree
2020-12-31 Cesar StraussSign extend the second input port commit | commitdiff | tree
2020-12-31 Cesar StraussTest masked-out second input port commit | commitdiff | tree
2020-12-31 Cesar StraussAdd sign extend to the Test ALU commit | commitdiff | tree
2020-12-31 Cesar StraussShow rdmaskn and wrmask in GTKWave commit | commitdiff | tree
2020-12-31 Cesar StraussUse the increment operator commit | commitdiff | tree
2020-12-31 Cesar StraussAdd support for masked write operations commit | commitdiff | tree
2020-12-31 Cesar StraussClarify reason for holding rdmaskn valid during the... commit | commitdiff | tree
2020-12-31 Cesar StraussRemove previous version of the CompUnit parallel unit... commit | commitdiff | tree
2020-12-31 Cesar StraussOnly hold the decoder signals for one cycle, along... commit | commitdiff | tree
2020-12-30 Cesar StraussTest the rdmaskn control signal commit | commitdiff | tree
2020-12-29 Cesar StraussRemove left-over comments. commit | commitdiff | tree
2020-12-28 Luke Kenneth... add CR1 to power_enums commit | commitdiff | tree
2020-12-20 Cesar StraussAdd support for CXXSim simulation commit | commitdiff | tree
2020-12-13 Cesar StraussIgnore formal verification output in the source directory commit | commitdiff | tree
2020-12-13 Cesar StraussAllow more test cases to be run with CXXSim commit | commitdiff | tree
2020-12-12 Luke Kenneth... skip madd, not implemented commit | commitdiff | tree
2020-12-09 Luke Kenneth... update submodules commit | commitdiff | tree
2020-12-09 Luke Kenneth... update submodules commit | commitdiff | tree
2020-12-07 Cesar StraussDisplay the instruction type as a vector on cxxsim commit | commitdiff | tree
2020-12-06 Luke Kenneth... attempt to split into two separate GPIO banks due to... commit | commitdiff | tree
2020-12-06 Cesar StraussWhitespace commit | commitdiff | tree
2020-12-06 Cesar StraussUpdate GTKWave documents to work with latest cxxsim commit | commitdiff | tree
2020-12-05 Cesar StraussWrite a GTKWave document to investigate why the proof... commit | commitdiff | tree
2020-12-05 Cesar StraussUse the DummyALU regspec and its corresponding OpSubset commit | commitdiff | tree
2020-12-03 Luke Kenneth... put ls180 litex bus width back to 32 bit temporarily commit | commitdiff | tree
2020-12-03 Luke Kenneth... argh issue with yosys ABC commit | commitdiff | tree
2020-12-03 Luke Kenneth... add 3 more 4k SRAMs, change WB bus width to 64 in ls180... commit | commitdiff | tree
2020-11-28 Cesar StraussFix signal names: go/rel -> go_i/rel_o commit | commitdiff | tree
2020-11-24 Cesar StraussFix some typos and whitespace commit | commitdiff | tree
2020-11-24 Cesar StraussPort the DummyALU test case to the new parallel issuer commit | commitdiff | tree
2020-11-23 Cesar StraussResults are now a list, so "expected" should follow... commit | commitdiff | tree
2020-11-23 Cesar StraussParameterize the issuer on the number of operands and... commit | commitdiff | tree
2020-11-22 Cesar StraussRefactor the ALU operation issuer into a class commit | commitdiff | tree
2020-11-22 Cesar StraussPort the ALU test case to the new parallel test style commit | commitdiff | tree
2020-11-22 Cesar StraussAdd a GTKWave document to the ALU test case commit | commitdiff | tree
2020-11-22 Luke Kenneth... simplify litex-core wishbone interfaces commit | commitdiff | tree
2020-11-19 Cesar StraussSeparate input and output ports by color commit | commitdiff | tree
2020-11-19 Cesar StraussExplain the test cases commit | commitdiff | tree
2020-11-18 Cesar StraussSeparate individual traces for each rel_o/go_i port commit | commitdiff | tree
2020-11-17 Tobias Platentestcase for dcbz commit | commitdiff | tree
2020-11-16 Cesar StraussAdd a transaction counter to producers and consumers commit | commitdiff | tree
2020-11-16 Tobias Platenadd class LoadStore1(PortInterfaceBase) commit | commitdiff | tree
2020-11-15 Cesar StraussImplement ResultConsumer and port the Shifter unit... commit | commitdiff | tree
2020-11-14 Cesar StraussMove the DUT driver to within the test case process commit | commitdiff | tree
2020-11-14 Cesar StraussFix and enable the regspec test for the Shifter commit | commitdiff | tree
2020-11-14 Luke Kenneth... sigh, direction wrong in IOtypes litex core commit | commitdiff | tree
2020-11-13 Luke Kenneth... reduce number of nc in ls180 to 24 commit | commitdiff | tree
2020-11-13 Luke Kenneth... reduce clkcsel ls180 width (2 pins), rename pll_18... commit | commitdiff | tree
2020-11-13 Luke Kenneth... rename and add pll lock signal to ls180 commit | commitdiff | tree
2020-11-13 Luke Kenneth... rename ls180 litex pll_48 output to pll_18 commit | commitdiff | tree
2020-11-13 Luke Kenneth... add enable/disable arguments (not ideal but it works... commit | commitdiff | tree
2020-11-13 Luke Kenneth... remove io_in/out now it is not needed for niolib commit | commitdiff | tree
2020-11-11 Tobias Platendcbz and tlbie first test, still incomplete commit | commitdiff | tree
next