projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2020-08-06 Luke Kenneth... MULS on parameter b needed to check whether it was... commit | commitdiff | tree
2020-08-06 Cole PoirierAdd special test for case_mulli, apply autopep8 commit | commitdiff | tree
2020-08-05 Cole PoirierAdd test case_all_rb_close_to_ov commit | commitdiff | tree
2020-08-05 Cole PoirierRemove mulli from instrs in test case_all*, add TODO... commit | commitdiff | tree
2020-08-05 Cole PoirierAdd new test_values to tests case_all and case_all_rb_r... commit | commitdiff | tree
2020-08-05 Cole PoirierAdd second case_all test where rb is randint commit | commitdiff | tree
2020-08-05 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2020-08-05 Tobias Platenundo changes that fix unit test, but do not solve anything commit | commitdiff | tree
2020-08-05 Luke Kenneth... rename ibus/dbus (shorten) commit | commitdiff | tree
2020-08-05 Luke Kenneth... clear sel on loadstore commit | commitdiff | tree
2020-08-05 Tobias Platenfix LDSTSplitter commit | commitdiff | tree
2020-08-05 Cole PoirierRemove madd* isns, added madd* isns test TODO commit | commitdiff | tree
2020-08-05 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-05 Luke Kenneth... adding bus data width of 64 in litex sim doesnt work commit | commitdiff | tree
2020-08-05 Luke Kenneth... add div test cases into test_issuer.py commit | commitdiff | tree
2020-08-05 Luke Kenneth... add div FSM as default for test_issuer in verilog and... commit | commitdiff | tree
2020-08-05 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-05 Jacob LifshayFixed div pipe with FSM commit | commitdiff | tree
2020-08-05 Cole PoirierFix pysim deprecation warning commit | commitdiff | tree
2020-08-05 Cole PoirierAdd case_all to MUL unit tests, remove duplicate test... commit | commitdiff | tree
2020-08-04 Luke Kenneth... read/set pc outside of FSM so that DMI interface can... commit | commitdiff | tree
2020-08-04 Luke Kenneth... swap over byte-reverse if/else in LDSTCompUnit commit | commitdiff | tree
2020-08-04 Luke Kenneth... tracked down byte-reversal in LDST ISACaller and LDSTCo... commit | commitdiff | tree
2020-08-04 Luke Kenneth... whitespace after autopep8 messed up commit | commitdiff | tree
2020-08-04 Luke Kenneth... msr and pc moved to "state" in PowerDecode2 commit | commitdiff | tree
2020-08-04 Luke Kenneth... whoops must output NIA not PC to debug DMI query in... commit | commitdiff | tree
2020-08-04 Luke Kenneth... allow instruction to run if initiated whilst "stopped... commit | commitdiff | tree
2020-08-04 Luke Kenneth... cycle through INT regs, read and debug in litex sim commit | commitdiff | tree
2020-08-04 Luke Kenneth... add DMI debug interface to libresoc litex sim commit | commitdiff | tree
2020-08-04 Luke Kenneth... single-step and print out PC using DMI in litex sim commit | commitdiff | tree
2020-08-04 Luke Kenneth... get litex sim to kick off a "STEP" via the DMI interfac... commit | commitdiff | tree
2020-08-04 Luke Kenneth... connect up a DMI FSM to litex sim commit | commitdiff | tree
2020-08-04 Luke Kenneth... more remove wildcard imports commit | commitdiff | tree
2020-08-04 Luke Kenneth... do not use wildcard imports commit | commitdiff | tree
2020-08-04 Luke Kenneth... adding litex sim experimentation. commit | commitdiff | tree
2020-08-04 Samuel A. Falvo IIRemove XXX; this seems done otherwise. commit | commitdiff | tree
2020-08-03 Luke Kenneth... add quick demo/test of reading DMI reg 9 commit | commitdiff | tree
2020-08-03 Luke Kenneth... add extra port for debug read of int regs via DMI commit | commitdiff | tree
2020-08-03 Luke Kenneth... pass state (MSR/PC) around between PowerDecode2, DMI... commit | commitdiff | tree
2020-08-03 Luke Kenneth... https://bugs.libre-soc.org/show_bug.cgi?id=446 commit | commitdiff | tree
2020-08-03 Luke Kenneth... use new soc.config.state CoreState class in DMI and... commit | commitdiff | tree
2020-08-03 Tobias PlatenLDSTSplitter: report exception commit | commitdiff | tree
2020-08-03 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2020-08-03 Tobias PlatenTstDataMerger2 commit | commitdiff | tree
2020-08-03 Luke Kenneth... change over to DMI debug start/stop interface commit | commitdiff | tree
2020-08-03 Luke Kenneth... move debug to record commit | commitdiff | tree
2020-08-03 Samuel A. Falvo IIWIP: check MB > ME and select mask appropriately commit | commitdiff | tree
2020-08-02 Luke Kenneth... convert microwatt core_debug.vhdl to nmigen commit | commitdiff | tree
2020-08-02 Luke Kenneth... add debug dir commit | commitdiff | tree
2020-08-01 Luke Kenneth... add quick test of litex bios IMM64 macro commit | commitdiff | tree
2020-08-01 Luke Kenneth... add rlwnm test showing that shift rot OP_RLC proof... commit | commitdiff | tree
2020-08-01 Luke Kenneth... line-length / whitespace commit | commitdiff | tree
2020-08-01 Luke Kenneth... expand out for-loop setting up input record subset commit | commitdiff | tree
2020-07-31 Luke Kenneth... reorg DecodeB in power_decoder2.py to sign-extend immed... commit | commitdiff | tree
2020-07-31 Luke Kenneth... add more instructions to litex trampoline test (not... commit | commitdiff | tree
2020-07-31 Luke Kenneth... restrict external port list further in test_issuer commit | commitdiff | tree
2020-07-31 Luke Kenneth... missed go_i/rel_o rename commit | commitdiff | tree
2020-07-31 Samuel A. Falvo IIWIP: more debugging signals for inspection commit | commitdiff | tree
2020-07-30 Samuel A. Falvo IIWIP: rlwinm/rlwnm/rlwimi-type proofs commit | commitdiff | tree
2020-07-30 Tobias Platenbegin work on TestCase for two DataMergers/Cache commit | commitdiff | tree
2020-07-30 Tobias Platenadd CacheRecord commit | commitdiff | tree
2020-07-30 Luke Kenneth... core_start/stop/endian were inverted (output) commit | commitdiff | tree
2020-07-30 Luke Kenneth... ha! have to explicitly specify the ports when writing... commit | commitdiff | tree
2020-07-30 Luke Kenneth... add trampoline test from litex commit | commitdiff | tree
2020-07-30 Luke Kenneth... set sel line in minerva instruction fetch commit | commitdiff | tree
2020-07-30 Luke Kenneth... ha! found source of XICS test bug: wishbone stb was... commit | commitdiff | tree
2020-07-29 Luke Kenneth... more exploratory testing of XICS, joining ICP and ICS... commit | commitdiff | tree
2020-07-29 Tobias Platenmodified LDSTSplitter to conform to PortInterface commit | commitdiff | tree
2020-07-29 Luke Kenneth... forgot to rename ad/st in LDSTCompUnitRecord commit | commitdiff | tree
2020-07-29 Luke Kenneth... bit of a big change: add prefixes "cu_" to all CompUnit... commit | commitdiff | tree
2020-07-29 Luke Kenneth... start on test joining XICS ICS to ICP commit | commitdiff | tree
2020-07-29 Luke Kenneth... tidyup XICS, identify (potential?) bug? commit | commitdiff | tree
2020-07-29 Luke Kenneth... move CR test out of subtest indentation commit | commitdiff | tree
2020-07-29 Luke Kenneth... move SHIFTROT test out of subtest indentation commit | commitdiff | tree
2020-07-29 Luke Kenneth... move actual ALU test out of subTest indentation just... commit | commitdiff | tree
2020-07-29 Luke Kenneth... whitespace commit | commitdiff | tree
2020-07-29 Jacob Lifshayclean up branch test_pipe_caller commit | commitdiff | tree
2020-07-29 Jacob Lifshayclean up alu test_pipe_caller commit | commitdiff | tree
2020-07-29 Jacob Lifshayadd __init__.py to all source directories commit | commitdiff | tree
2020-07-29 Jacob Lifshayclean up some tests commit | commitdiff | tree
2020-07-29 Jacob Lifshayformat some tests commit | commitdiff | tree
2020-07-29 Jacob Lifshayadd code for skipping test cases commit | commitdiff | tree
2020-07-28 Jacob Lifshayclean up div pipe tests to allow them to be run in... commit | commitdiff | tree
2020-07-28 Jacob LifshayMerge remote-tracking branch 'origin/master' commit | commitdiff | tree
2020-07-28 Jacob Lifshayfix test_pipe_ilang.py commit | commitdiff | tree
2020-07-28 Luke Kenneth... use ctx.op compare (and muxid) in shiftrot proof commit | commitdiff | tree
2020-07-28 Jacob Lifshaysplit out ilang tests commit | commitdiff | tree
2020-07-28 Jacob Lifshayadd more files to .gitignore commit | commitdiff | tree
2020-07-28 Jacob Lifshayformat code commit | commitdiff | tree
2020-07-28 Luke Kenneth... add preliminary investigative test of XICS ICS commit | commitdiff | tree
2020-07-28 Luke Kenneth... tidyup/comments in trap proof commit | commitdiff | tree
2020-07-27 Luke Kenneth... add 2nd part of XICS interrupt interface commit | commitdiff | tree
2020-07-27 Luke Kenneth... fix trap proof, and trap main_stage, and pseudocode... commit | commitdiff | tree
2020-07-27 Luke Kenneth... shorten expected_ to exp_, gets line-length down commit | commitdiff | tree
2020-07-26 Samuel A. Falvo IIMTMSR(D) properties. commit | commitdiff | tree
2020-07-26 Luke Kenneth... start on conversion of xics.vhdl to nmigen commit | commitdiff | tree
2020-07-26 Luke Kenneth... add nop test cases commit | commitdiff | tree
2020-07-26 Luke Kenneth... add test_nop general test case commit | commitdiff | tree
2020-07-26 Luke Kenneth... activate some of new accumulator-based tests in test_issuer commit | commitdiff | tree
2020-07-26 Luke Kenneth... do not need lod_l.q | lsto_l.q can just use lsd_l.q commit | commitdiff | tree
next