add register specs to pipeline in/out so that they can be used to connect up
[soc.git] / src / soc / fu / trap /
drwxr-xr-x   ..
-rw-r--r-- 3085 main_stage.py
-rw-r--r-- 1778 pipe_data.py