projects / soc.git / history
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
Merge branch 'master' of git.libre-soc.org:soc
[soc.git] / src / soc / interrupts /
2020-07-30 Luke Kenneth Casso... ha! found source of XICS test bug: wishbone stb was... tree | commitdiff
2020-07-29 Luke Kenneth Casso... more exploratory testing of XICS, joining ICP and ICS... tree | commitdiff
2020-07-29 Luke Kenneth Casso... start on test joining XICS ICS to ICP tree | commitdiff
2020-07-29 Luke Kenneth Casso... tidyup XICS, identify (potential?) bug? tree | commitdiff
2020-07-29 Jacob Lifshayadd __init__.py to all source directories tree | commitdiff
2020-07-28 Luke Kenneth Casso... add preliminary investigative test of XICS ICS tree | commitdiff
2020-07-27 Luke Kenneth Casso... add 2nd part of XICS interrupt interface tree | commitdiff
2020-07-26 Luke Kenneth Casso... start on conversion of xics.vhdl to nmigen tree | commitdiff