spelling error
[soc.git] / src /
2020-07-15 Luke Kenneth Casso... spelling error
2020-07-15 Luke Kenneth Casso... range of testing overflow was incorrect in mul
2020-07-15 Luke Kenneth Casso... set MSR up properly for privileged mtmsr test
2020-07-15 Luke Kenneth Casso... whoops forgot to update PC after trap in ISACaller
2020-07-15 Luke Kenneth Casso... move priv test to above illegal/trap test
2020-07-15 Luke Kenneth Casso... comments on IntegerData class
2020-07-15 Luke Kenneth Casso... import PipeContext not FPPipeContext
2020-07-15 Luke Kenneth Casso... minor reorg on PowerDecoder2, use switch/case rather...
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... comments on SPRmap done in PowerDecode2
2020-07-15 Luke Kenneth Casso... use case statement in PowerDecode2
2020-07-15 Luke Kenneth Casso... select RA based on LDSTMode.update in PowerDecode2
2020-07-15 Luke Kenneth Casso... add cache cx to LDSTMode
2020-07-15 Luke Kenneth Casso... remove unused class XerBits
2020-07-15 Luke Kenneth Casso... use Record Assert and also check muxid
2020-07-15 Luke Kenneth Casso... no need to check individual port members, just check...
2020-07-14 Luke Kenneth Casso... cookie-cut setup from alu proof_main_stage.py
2020-07-14 Luke Kenneth Casso... reduce code size by using CompOpSubsetBase for ALU...
2020-07-14 Luke Kenneth Casso... split out CompOpSubsetBase (meaning to do for a while)
2020-07-14 Luke Kenneth Casso... update docstrings
2020-07-14 Luke Kenneth Casso... adding MSR.PR unit test intended to activate privileged...
2020-07-14 Luke Kenneth Casso... attempting to access self.msr directly
2020-07-14 Samuel A. Falvo IISPR: FV that should fail currently passes
2020-07-14 Luke Kenneth Casso... set up masks for OP_RL* formal proof
2020-07-14 Luke Kenneth Casso... add priv instruction checking to ISACaller simulator
2020-07-14 Luke Kenneth Casso... add in privileged instruction decision-making in PowerD...
2020-07-14 Luke Kenneth Casso... add MSR reading to issue FSM
2020-07-14 Luke Kenneth Casso... comments on PowerDecode2
2020-07-14 Luke Kenneth Casso... add MSR to PowerDecoder2
2020-07-14 Luke Kenneth Casso... disable cxxsim test
2020-07-14 Luke Kenneth Casso... attempting running cxxsim on ALU pipeline test
2020-07-14 Luke Kenneth Casso... first attempt running cxxsim
2020-07-13 Luke Kenneth Casso... whitespace
2020-07-13 Luke Kenneth Casso... formal proof of OP_EXTSWSLI
2020-07-13 Luke Kenneth Casso... quick test showing how left/right mask work
2020-07-13 Luke Kenneth Casso... add mtmsrd instruction and unit test
2020-07-13 Luke Kenneth Casso... comments
2020-07-13 Luke Kenneth Casso... attempting formal proof of OP_EXTSWSLI
2020-07-13 Luke Kenneth Casso... reduce rotl module to one line (use bit_select)
2020-07-13 Luke Kenneth Casso... document rb as sh
2020-07-13 Luke Kenneth Casso... increase range of test values for extswsli
2020-07-13 Luke Kenneth Casso... add EXTSWSLI "pass" to formal shift_rot proof
2020-07-13 Luke Kenneth Casso... remove unneeded spec patching
2020-07-13 Luke Kenneth Casso... enable extswsli tests, fix spec-patching
2020-07-13 Luke Kenneth Casso... add regression test, simulator is wrong
2020-07-13 Luke Kenneth Casso... add simulator test against qemu for extswsli
2020-07-13 Luke Kenneth Casso... fix read of sliced register
2020-07-13 Luke Kenneth Casso... not perfect but close enough: add read registers RA...
2020-07-13 Luke Kenneth Casso... add extswsli unit test
2020-07-13 Luke Kenneth Casso... add link to rotator, sign-extend mode OP_EXTSWSLI
2020-07-12 Luke Kenneth Casso... rename InternalOp to MicrOp
2020-07-12 Luke Kenneth Casso... attempting to get test_trap_sim working, seems to switc...
2020-07-12 Luke Kenneth Casso... add OP_ATTN test back in
2020-07-12 Luke Kenneth Casso... exit FSM when termination detected
2020-07-12 Luke Kenneth Casso... code-morph on core connect_instruction
2020-07-12 Luke Kenneth Casso... modify PowerDecoder to read LDSTMode correctly
2020-07-12 Luke Kenneth Casso... change CSV LD/ST update field to LDSTMode (support...
2020-07-12 Luke Kenneth Casso... return unsigned int from binary reading
2020-07-12 Luke Kenneth Casso... missed setting of link register on OP_BC in PowerDecoder2
2020-07-12 Luke Kenneth Casso... msb of instruction causing sign-overflow
2020-07-12 Luke Kenneth Casso... add std and stdu ldst unit tests
2020-07-12 Luke Kenneth Casso... update-mode request write signalled too early
2020-07-11 Luke Kenneth Casso... sort out core write latching: gate by busy, and use...
2020-07-11 Luke Kenneth Casso... * clarifying core function unit enable
2020-07-11 Luke Kenneth Casso... add bigendian flag
2020-07-11 Luke Kenneth Casso... add endian
2020-07-11 Luke Kenneth Casso... fix spr setting, set endianness
2020-07-11 Luke Kenneth Casso... sigh spelling
2020-07-11 Luke Kenneth Casso... add bigendian
2020-07-11 Luke Kenneth Casso... more setting bigendian
2020-07-11 Luke Kenneth Casso... add bigendian mode to helloworld test
2020-07-11 Luke Kenneth Casso... sort out big/little endian startup on qemu
2020-07-11 Luke Kenneth Casso... sorting out bigendian/littleendian including in qemu
2020-07-11 Luke Kenneth Casso... whoops output trunc_divs not trunc_div
2020-07-11 Luke Kenneth Casso... add random mulhd and mulld tests
2020-07-11 Luke Kenneth Casso... enable mul tests after sorting pseudo-code mul overflow
2020-07-11 Luke Kenneth Casso... special test for mul hw to cope with ignoring OE flag
2020-07-10 Luke Kenneth Casso... add a DIVS function as separate and discrete from floor_div
2020-07-10 Luke Kenneth Casso... add random unsigned div tests
2020-07-10 Luke Kenneth Casso... add overflow div tests
2020-07-10 Luke Kenneth Casso... propagate missing parameters from div
2020-07-10 Luke Kenneth Casso... code comments
2020-07-10 Luke Kenneth Casso... do not set div result if overflow occurs
2020-07-10 Luke Kenneth Casso... re-enable div random tests and other regressions
2020-07-10 Luke Kenneth Casso... check for div_overflow equal to None rather than == 1
2020-07-10 Luke Kenneth Casso... re-add rc/oe back into LDST input record
2020-07-10 Luke Kenneth Casso... whew panic over, missed a bigendian argument in test_co...
2020-07-10 Luke Kenneth Casso... add test7 div regression
2020-07-10 Luke Kenneth Casso... add more debug output for #425
2020-07-10 Luke Kenneth Casso... add debugging chain for #425
2020-07-10 Luke Kenneth Casso... cut/paste error writing to wrong vcd file
2020-07-10 Jacob Lifshayswitch to using Signal.width instead of Signal.shape...
2020-07-10 Jacob Lifshayformat file
2020-07-09 Luke Kenneth Casso... add regression test for div overflow case
2020-07-09 Luke Kenneth Casso... slightly different so handling in common output stage
2020-07-09 Luke Kenneth Casso... also set so only if OE requires it
2020-07-09 Luke Kenneth Casso... debug information related to 32/64 bit mode
2020-07-09 Luke Kenneth Casso... bug #424 - 32/64 bit is a *global* flag not a per-op one
2020-07-09 Luke Kenneth Casso... test top bit 31 in 32-bit mode for CR0 creation
2020-07-09 Luke Kenneth Casso... ha ha very funny. pipelines being pipelines, you have...
next