add dummy (fake) PLL to experiments10_verilog for testing
[soclayout.git] / .gitignore
1 .*.sw?
2 *.pyc
3 mk/