projects
/
openpower-isa.git
/ history
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
pysvp64db: fix traversal
[openpower-isa.git]
/
openpower
/
isatables
/ RM-1P-3S1D.csv
2024-02-03
Luke Kenneth Casso...
fix merge
commit
|
commitdiff
2024-01-20
Luke Kenneth Casso...
bug 1034: properly qualify crbinlog and crternlogi...
commit
|
commitdiff
2023-05-15
Luke Kenneth Casso...
some empty slots now in RM and also source=dest in...
commit
|
commitdiff
2023-05-15
Luke Kenneth Casso...
in DCT/FFT 3-in 2-out set had to make RT same source...
commit
|
commitdiff
2023-05-04
Jacob Lifshay
update SV csvs
commit
|
commitdiff
2023-04-28
Luke Kenneth Casso...
reduce number of operands to ffmadds as well
commit
|
commitdiff
2023-04-28
Luke Kenneth Casso...
reduce fdmadds down to only 3 operands, RT-overwrite...
commit
|
commitdiff
2023-01-15
Dmitry Selyutin
isatables: split dsld/dsrd Rc versions
commit
|
commitdiff
2022-11-11
Jacob Lifshay
add maddedus
commit
|
commitdiff
2022-10-28
Luke Kenneth Casso...
redo sv_analysis for dsld/dsrd
commit
|
commitdiff
2022-10-22
Luke Kenneth Casso...
argh, extremely annoying: 4-operand dsld/dsrd is not...
commit
|
commitdiff
2022-10-22
Luke Kenneth Casso...
bigint shuffle
commit
|
commitdiff
2022-09-30
Jacob Lifshay
rewrite pcdec. pseudocode to work better for JPEG
commit
|
commitdiff
2022-09-29
Jacob Lifshay
rename madded->maddedu for consistency with PowerISA...
commit
|
commitdiff
2022-09-29
Jacob Lifshay
rename divrem2du->divmod2du for consistency with PowerI...
commit
|
commitdiff
2022-09-29
Jacob Lifshay
add bigint ops
commit
|
commitdiff
2022-09-23
Jacob Lifshay
add pcdec -- doesn't yet work due to broken ISACaller...
commit
|
commitdiff
2022-09-21
Luke Kenneth Casso...
add sv.madd* to sv_analysis
commit
|
commitdiff
2022-09-17
Luke Kenneth Casso...
add SVmask_src enum, rename fields to EN and NO to...
commit
|
commitdiff
2022-09-17
Luke Kenneth Casso...
add a "SM" column into RM*.csv (and LDSTRM*.csv) identi...
commit
|
commitdiff
2022-08-13
Luke Kenneth Casso...
remove Pack/Unpack flag entirely from sv_analysis
commit
|
commitdiff
2022-08-03
Luke Kenneth Casso...
WHOOPS. set the pack column in CSV files unconditionall...
commit
|
commitdiff
2022-07-30
Luke Kenneth Casso...
addPack/Unpack to sv_analysis, extra CSV column.
commit
|
commitdiff
2022-06-24
Jacob Lifshay
add missed generated csv changes
commit
|
commitdiff
2022-05-02
Luke Kenneth Casso...
re-run sv_analysis to add mode field to csvs
commit
|
commitdiff
2021-11-17
Jacob Lifshay
rename ternary->ternlog and associated form/field TI...
commit
|
commitdiff
2021-11-12
Jacob Lifshay
change ternaryi to correct register fields
commit
|
commitdiff
2021-07-23
Luke Kenneth Casso...
add sv.fdmadds unit test
commit
|
commitdiff
2021-06-27
Luke Kenneth Casso...
add new (experimental) ffmadds and ffmsubs, for FFT...
commit
|
commitdiff
2021-06-25
Luke Kenneth Casso...
update sv_analysis.py to match new CONDITIONs field...
commit
|
commitdiff
2021-06-15
Luke Kenneth Casso...
fix sv_analysis.py for 3R-1W-CRo case, add fmadds/fmsub...
commit
|
commitdiff
2021-05-18
Luke Kenneth Casso...
add beginning support for SVP64 IEEE754 FP
commit
|
commitdiff
2021-04-23
Luke Kenneth Casso...
add isatables extracted from microwatt and v3.0B spec
commit
|
commitdiff