comments
[openpower-isa.git] / src / openpower / decoder / power_enums.py
2022-09-29 Jacob Lifshayrename madded->maddedu for consistency with PowerISA...
2022-09-29 Jacob Lifshayrename divrem2du->divmod2du for consistency with PowerI...
2022-09-29 Jacob Lifshayadd bigint ops
2022-09-23 Luke Kenneth Casso... add (sigh) to the hack-job get_pdecode_idx_out2() in...
2022-09-23 Jacob Lifshayadd pcdec -- doesn't yet work due to broken ISACaller...
2022-09-17 Luke Kenneth Casso... add SVmask_src enum, rename fields to EN and NO to...
2022-09-13 Dmitry Selyutinpower_enums: convert SVExtra to RegType
2022-09-13 Jacob Lifshayadd fptrans support to isa caller
2022-09-12 Dmitry Selyutinpower_enums: consider CRIn2Sel
2022-09-12 Dmitry Selyutinpower_insn: introduce pseudo cr_in2
2022-09-12 Dmitry Selyutinpower_enums: strict selectors conversion
2022-09-11 Luke Kenneth Casso... add new CRIn2Sel for later, for getting rid of CRInSel...
2022-09-11 Luke Kenneth Casso... BFT does not exist
2022-09-11 Luke Kenneth Casso... add missing addpcis to power_enums.py and minor_19.csv
2022-09-11 Luke Kenneth Casso... add CR5Operand and CR3Operand to power_insns.py
2022-09-06 Dmitry Selyutinpower_enum: tune SVPtype representation
2022-09-06 Dmitry Selyutinpower_enum: tune SVEtype representation
2022-09-06 Dmitry Selyutinpower_enum: tune SVExtra representation
2022-09-05 Luke Kenneth Casso... remove parallel-reduction mode from decoder and sv...
2022-09-05 Luke Kenneth Casso... rename "PARALLEL" enums to "PTREDUCE" - parallel tree...
2022-09-04 Luke Kenneth Casso... add detection of Parallel-Reduction Mode into SVP64RMMo...
2022-09-03 Luke Kenneth Casso... update sv_analysis to create separate SVMode.LDST_IDX...
2022-09-02 Luke Kenneth Casso... add svshape2 to list of instructions in power_enums.py
2022-09-02 Luke Kenneth Casso... add svshape2 (stub pseudocode) fields, Form, and CSV...
2022-09-02 Luke Kenneth Casso... shuffle down numbering after SVM to make room for SVM2
2022-09-01 Luke Kenneth Casso... drat have to use RCOE.RC not RCOE.RC_OE for now otherwise
2022-09-01 Luke Kenneth Casso... rename FLAGS to RCOE
2022-09-01 Luke Kenneth Casso... rename RC to FLAGS
2022-09-01 Luke Kenneth Casso... begin doing RC_OE / RC_ONLY
2022-08-17 Dmitry Selyutinpower_enums: fix conversion from selector to reg
2022-08-14 Dmitry Selyutinpower_enums: map in/out to extra
2022-08-14 Dmitry Selyutinpower_enums: introduce SVMode enum
2022-08-14 Dmitry Selyutinpower_enums: introduce SVExtraReg enum
2022-08-14 Dmitry Selyutinpower_enums: introduce SVExtraRegType enum
2022-08-14 Dmitry Selyutinpower_enums: introduce SVExtra alias
2022-08-14 Dmitry Selyutinpower_enums: introduce RegType enum
2022-08-14 Dmitry Selyutinpower_enums: allow SVPtype aliases
2022-08-14 Dmitry Selyutinpower_enums: better repr for Function enum
2022-08-14 Dmitry Selyutinpower_enums: introduce LDSTLen alias class
2022-08-14 Dmitry Selyutinpower_enums: introduce base enum class
2022-08-14 Luke Kenneth Casso... go with separate bit for Pack/Unpack mode in SVP64RMMod...
2022-08-14 Luke Kenneth Casso... add PACK/UNPACK Mode descriptions to power_svp64_rm.py
2022-08-09 Dmitry Selyutinpower_enums: add missing forms
2022-07-27 Konstantinos Marga... Add fishmv instruction (bug #887)
2022-07-26 Konstantinos Marga... Add fmvis instruction + tests, bug #887
2022-07-06 Luke Kenneth Casso... add svindex to power_enums.py, minor_22.csv
2022-06-24 Luke Kenneth Casso... add bmask to instruction list
2022-06-23 Luke Kenneth Casso... add BM2-Form to power_enums.py
2022-06-23 Andrey MiroshnikovAdded bmask, pywriter failing
2022-06-23 Luke Kenneth Casso... add comment-stripping to get_csv()
2022-06-22 Andrey MiroshnikovAdded cprop to caller, enums, svp64
2022-06-22 Andrey MiroshnikovAdded CPROP to powerenums
2022-06-20 Luke Kenneth Casso... add absolute-signed-diff next to absolute-unsigned...
2022-06-20 Luke Kenneth Casso... rename absadd[us] to absdac[ud]
2022-06-19 Luke Kenneth Casso... add absadd (unsigned) DRAFT
2022-06-19 Luke Kenneth Casso... add absolute-difference DRAFT
2022-06-19 Luke Kenneth Casso... add average-add DRAFT pseudocode and CSV
2022-06-19 Luke Kenneth Casso... add maxs DRAFT instruction
2022-06-17 Luke Kenneth Casso... add KAIVB SPR 850
2022-04-08 Jacob Lifshayadd SPDX-License-Identifier rather than License:
2022-01-19 Luke Kenneth Casso... add spr-to-state conversion, and support for state1...
2022-01-18 Jacob Lifshaygrev[w][i][.] pseudo-code works
2022-01-06 Jacob Lifshayadd grev[w][i] instructions
2022-01-06 Luke Kenneth Casso... add tlbsync and wait as NOPs
2022-01-05 Luke Kenneth Casso... add eieio instruction as a NOP to minor 31 csv
2022-01-05 Luke Kenneth Casso... add lbzcix instruction which had been completely forgot...
2021-12-13 Tobias Platenadd namedtuple MSRSpec
2021-12-09 Luke Kenneth Casso... add FAST SPRs temporarily to power_enums
2021-12-07 Luke Kenneth Casso... whoops wrong number
2021-12-07 Luke Kenneth Casso... add OP_FETCH_FAILED micro-op
2021-11-17 Jacob Lifshayrename ternary->ternlog and associated form/field TI...
2021-11-13 Jacob Lifshayremove excess I from ternary-related names
2021-11-12 Jacob Lifshaychange ternaryi to correct register fields
2021-11-12 Jacob Lifshayformat code
2021-11-10 Luke Kenneth Casso... add RT as an option for ternary instruction as 3rd...
2021-11-05 Jacob Lifshayadd ternaryi
2021-11-05 Jacob Lifshayformat code
2021-09-23 Luke Kenneth Casso... add stfsux and unit test, code was there, needed adding...
2021-09-04 Luke Kenneth Casso... redo SVP64 RM Decode to new CTR-Test Mode (svstep not...
2021-08-08 Luke Kenneth Casso... add SVP64 Branch-Conditional decoding
2021-08-05 Luke Kenneth Casso... start adding Branch-Conditional decoding to SVP64RMMode...
2021-08-01 Luke Kenneth Casso... bit of a big update, remove all bit-reversed LD operati...
2021-07-27 Dmitry Selyutinpower_enums: cbcdtd instruction
2021-07-27 Dmitry Selyutinpower_enums: cdtbcd instruction
2021-07-27 Dmitry Selyutinpower_enums: addg6s instruction
2021-07-24 Luke Kenneth Casso... added an extra SVP64 instruction, svstep, to replace...
2021-07-23 Luke Kenneth Casso... add DCT mul-add to CSV and enums
2021-07-16 Luke Kenneth Casso... add fsins and fcoss to simulator
2021-07-11 Luke Kenneth Casso... add SVREMAP new Form / Fields and CSV entry
2021-07-11 Luke Kenneth Casso... rename svremap to svshape
2021-07-10 Luke Kenneth Casso... add ffadds decoding:
2021-07-08 Luke Kenneth Casso... whoops asmcode length (number of instructions) went...
2021-07-05 Luke Kenneth Casso... add svremap manual instruction (Primary Opcode 22,...
2021-07-01 Luke Kenneth Casso... add temporary SV pseudocode
2021-07-01 Luke Kenneth Casso... add TEMPORARY svremap form and instruction
2021-06-27 Luke Kenneth Casso... add new (experimental) ffmadds and ffmsubs, for FFT...
2021-06-27 Luke Kenneth Casso... change name to OP_FP_MADD to identify fmadd (etc)
2021-06-26 Luke Kenneth Casso... comment out l*br pseudo-ops from power_enums.py
2021-06-25 Luke Kenneth Casso... rename svp64 bit-reversed LD instructions to not confli...
2021-06-23 Luke Kenneth Casso... only add SVP64 bitreverse mode for LDs at the moment...
next