must check *implicit* SelType which comes from the keys "in1/in2/in3/CR in"
[openpower-isa.git] / src / openpower / sv / trans /
2023-06-03 Luke Kenneth Casso... must check *implicit* SelType which comes from the...
2023-06-03 Dmitry Selyutininsndb/dis: rename into disasm for no good reason
2023-06-03 Dmitry Selyutininsndb: rename types into core
2023-06-03 Dmitry Selyutininsndb: revert recent renaming
2023-06-03 Luke Kenneth Casso... using names of modules that are identical to commonly...
2023-06-03 Luke Kenneth Casso... import dis overloads naming of modules already in python3,
2023-06-02 Dmitry Selyutinpysvp64dis: integrate into insndb insndb
2023-06-02 Dmitry Selyutinpysvp64asm: integrate into insndb
2023-06-02 Dmitry Selyutinpower_insn: decouple into separate module
2023-05-31 Dmitry Selyutintest_pysvp64dis.py: add tests for broken extras
2023-05-27 Luke Kenneth Casso... https://bugs.libre-soc.org/show_bug.cgi?id=1091
2023-05-22 Luke Kenneth Casso... make style of pysvp64dis.py consistent with standard...
2023-05-21 Luke Kenneth Casso... add /pi to LD/ST, temporarily. lose dz/sz replace with...
2023-05-15 Luke Kenneth Casso... add "WRONG" sv.cmp in test_pysvp64dis.py
2023-05-15 Luke Kenneth Casso... sort out sv.cmp zz (and correct unit tests)
2023-05-15 Luke Kenneth Casso... CROpFF3RM and CROpFF5RM were swapped round.
2023-05-15 Luke Kenneth Casso... extraneous space
2023-05-15 Luke Kenneth Casso... add sv.ffmadds test to test_pysvp64dis.py
2023-05-14 Luke Kenneth Casso... attempting to get LD/ST-Update SVP64 EXTRA3 working...
2023-04-26 Dmitry Selyutinpysvp64dis: deprecate pr tests
2023-04-26 Dmitry Selyutinpysvp64asm: deprecate pr tests
2023-04-25 Jacob Lifshayreplace min/max[su][.] with minmax[.]
2023-04-18 Jacob Lifshayadd shaddw
2023-04-04 Luke Kenneth Casso... add quick test_pysvp64dis.py of LD/ST data-dependent...
2023-01-20 Dmitry Selyutinpower_insn: refactor operands; simplify lookups
2023-01-19 Dmitry Selyutinpysvp64asm: drop obsolete code
2023-01-18 Dmitry Selyutinpower_insn: support legacy style
2023-01-18 Dmitry Selyutinpower_insn: major refactoring and cleanup
2023-01-18 Dmitry Selyutinpysvp64dis: do not create temporary bytes upon load
2023-01-15 Dmitry Selyutinpysvp64asm: avoid empty fields
2023-01-15 Dmitry Selyutinpysvp64asm: allow insndb-based assembly
2023-01-15 Dmitry Selyutinpysvp64asm: deprecate custom_insn helper
2023-01-15 Dmitry Selyutinpower_insn: sort opcodes by sections
2023-01-15 Dmitry Selyutinpower_insn: provide basics for insndb assembly
2022-11-11 Jacob Lifshayadd maddedus
2022-10-28 Luke Kenneth Casso... restore Z23 shadd/shadduw
2022-10-28 Luke Kenneth Casso... redo the 3-in 1-out move of dsld/dsrd to EXT04 VA2...
2022-10-25 Dmitry Selyutinpysvp64asm: support shadd/shadduw instructions
2022-10-25 Dmitry Selyutinpysvp64asm: introduce more flexible Z23 wrapper
2022-10-25 Dmitry Selyutintest_pysvp64dis: test shadd/shadduw instructions
2022-10-22 Luke Kenneth Casso... add extra pysvp64dis tests for divmod2du and maddedu
2022-10-22 Luke Kenneth Casso... argh, extremely annoying: 4-operand dsld/dsrd is not...
2022-10-22 Luke Kenneth Casso... bigint shuffle
2022-10-14 Dmitry Selyutinsv_binutils_fptrans: generate all permutations
2022-10-14 Dmitry Selyutinpysvp64asm: fix coding style
2022-10-14 Luke Kenneth Casso... add sv.stwu/pi example in test_sv_load_store_postinc
2022-10-14 Luke Kenneth Casso... add ld/st-immediate "post-inc" mode support. unit test...
2022-10-14 Luke Kenneth Casso... add /pi to sv/trans/svp64.py and power_insns.py
2022-10-08 Luke Kenneth Casso... add rfscv to major_19.csv, add test_pysvp64dis.py unit...
2022-10-08 Luke Kenneth Casso... drat
2022-10-08 Luke Kenneth Casso... add sc and scv support after moving from major.csv...
2022-10-08 Luke Kenneth Casso... vector name "RSp" not recognised in sv.stq, added as...
2022-10-08 Luke Kenneth Casso... add stq to CSV files and unit test to test_pysvp64dis.py
2022-10-08 Luke Kenneth Casso... convert TargetAddrOperand to base class EXTSOperand
2022-10-08 Luke Kenneth Casso... add lq and CONST_DQ
2022-10-08 Luke Kenneth Casso... restore tests, accidentally disabled
2022-10-08 Luke Kenneth Casso... add addex to csv and sv_analysis db. also needs CryIn...
2022-10-06 Luke Kenneth Casso... add PredicateBaseRM decode to CR Ops Simple mode as...
2022-10-06 Luke Kenneth Casso... add vli mode to ff=5 CR ops
2022-10-06 Luke Kenneth Casso... add sv.cmp (ffirst-5) decode/encode asm support
2022-10-06 Luke Kenneth Casso... slightly different crops failfirst mode bits
2022-10-06 Luke Kenneth Casso... add sv.cmp and try fail-first test_pysvp64dist.py
2022-09-30 Jacob Lifshayfix pcdec. assembly -- merge into va_form() since it...
2022-09-30 Jacob Lifshayrewrite pcdec. pseudocode to work better for JPEG
2022-09-29 Jacob Lifshayrename madded->maddedu for consistency with PowerISA...
2022-09-29 Jacob Lifshayrename divrem2du->divmod2du for consistency with PowerI...
2022-09-29 Jacob Lifshayadd bigint ops
2022-09-29 Jacob Lifshayadd missing DRAFT comment
2022-09-25 Dmitry Selyutintest_pysvp64dis: sort ld/st idx stride specs
2022-09-25 Dmitry Selyutinpysvp64asm: fix VLi attribute access
2022-09-25 Luke Kenneth Casso... have to sanity-check dz/zz after full qualifier-process...
2022-09-25 Luke Kenneth Casso... add dz/sz assertion in is_bc mode
2022-09-25 Luke Kenneth Casso... whitespace
2022-09-24 Luke Kenneth Casso... move sea check to after all qualifiers are checked
2022-09-24 Luke Kenneth Casso... check variable rather than explicit == LDST_IDX
2022-09-24 Luke Kenneth Casso... add elstrided/sea on ldst_idx mode
2022-09-24 Dmitry Selyutintest_pysvp64dis: test ld/st idx SEA (simple)
2022-09-24 Dmitry Selyutinpysvp64asm: support /sea specifier
2022-09-24 Dmitry Selyutinpysvp64asm: fix comment layout
2022-09-24 Luke Kenneth Casso... set sv_mode to 0b01 in element-strided
2022-09-24 Luke Kenneth Casso... frickin frick
2022-09-24 Luke Kenneth Casso... add assert to stop failfirst+sea
2022-09-24 Luke Kenneth Casso... add extra test_pysvp64dis.py test for ff=~RC1/vli mode
2022-09-24 Luke Kenneth Casso... comment inv,CRbit swap in decode_bo
2022-09-24 Dmitry Selyutinpysvp64asm: expand vector register macros
2022-09-24 Dmitry Selyutinpower_fields: restore class-oriented traversal
2022-09-23 Luke Kenneth Casso... whoops consistent inversion of inv,CRbit was CRbit,inv
2022-09-23 Luke Kenneth Casso... extra failfirst dis tests
2022-09-23 Luke Kenneth Casso... remove barse-ackwardsness, use SelectableInt() in decode_bo
2022-09-23 Luke Kenneth Casso... put back the barse-ackward decode_bo inversion of ...
2022-09-23 Luke Kenneth Casso... lots of really bad hacks, here
2022-09-23 Jacob Lifshayadd pcdec -- doesn't yet work due to broken ISACaller...
2022-09-20 Luke Kenneth Casso... minor codemorph, whitespace
2022-09-20 Luke Kenneth Casso... remove messy string identification, use RM Mode from...
2022-09-20 Luke Kenneth Casso... add quick test and loooong test of pysvp64dis - branche...
2022-09-20 Dmitry Selyutinpysvp64asm: fix sz handling
2022-09-20 Dmitry Selyutintest_pysvp64dis: test vli specifier
2022-09-20 Dmitry Selyutinpysvp64asm: support vli specifier
2022-09-20 Luke Kenneth Casso... missed one sorting order in test_pysvp64dis.py
2022-09-20 Luke Kenneth Casso... sort specifiers in pysvp64dis in lexicographical order
next