add elwidth overrides to get_idx_out2
[openpower-isa.git] / src / openpower / test /
2022-10-08 Luke Kenneth Casso... add elwidth overrides on destination (write) in ISACaller.
2022-10-08 Luke Kenneth Casso... split out base,offset in register decoding for elwidth...
2022-10-08 Luke Kenneth Casso... add 8-bit elwidth alu svp64 case
2022-10-02 Luke Kenneth Casso... remove complaints about standard Cray-style Vectors...
2022-10-01 Jacob Lifshayincrease pcdec. output compression by skipping impossib...
2022-09-30 Jacob Lifshayprefix codes tests pass
2022-09-30 Jacob Lifshayrewrite pcdec. pseudocode to work better for JPEG
2022-09-30 Jacob Lifshayadd lookup table generation for JPEG decode
2022-09-29 Jacob Lifshayconvert svp64 bigint unittests to use TestAccumulatorBase
2022-09-29 Luke Kenneth Casso... destination for maddedu and divmod2du for RS defaults...
2022-09-29 Jacob Lifshayrename madded->maddedu for consistency with PowerISA...
2022-09-29 Jacob Lifshayrename divrem2du->divmod2du for consistency with PowerI...
2022-09-29 Jacob Lifshayadd bigint tests and fix madded pseudocode
2022-09-28 Jacob Lifshayextracting demo JPEG bitstream works
2022-09-27 Jacob Lifshayadd WIP jpeg decoder demo
2022-09-26 Jacob Lifshayadd more tests and fix missing corner case
2022-09-26 Jacob Lifshaypcdec.: change CR0.eq to be early-stop-needed to fit...
2022-09-26 Jacob Lifshayadd checks for pcdec. once=1
2022-09-26 Jacob Lifshaymore cleanup after swapping RA/RB for pcdec.
2022-09-26 Jacob Lifshayclean up after lkcl swapped RA/RB for pcdec.
2022-09-26 Luke Kenneth Casso... swap RA/RB so that RA|0 is used not RB|0
2022-09-24 Jacob Lifshaypcdec. works!
2022-09-23 Luke Kenneth Casso... lots of really bad hacks, here
2022-09-23 Luke Kenneth Casso... fix/hack some bugs in prefix_codes_cases
2022-09-23 Luke Kenneth Casso... add sv.maddld/mr unit test example with expected results
2022-09-23 Luke Kenneth Casso... add expected results for sv.maddld in openpower/test...
2022-09-23 Jacob Lifshayadd pcdec -- doesn't yet work due to broken ISACaller...
2022-09-21 Jacob Lifshayadd sv.maddld test case
2022-09-14 Jacob Lifshayadd svp64 fptrans tests
2022-09-14 Jacob Lifshayinclude *all* fprs/gprs/cr-fields in SimState
2022-09-14 Jacob Lifshayfix some typos
2022-09-13 Jacob Lifshayadd comment that fptrans test cases output values are...
2022-09-13 Jacob Lifshayadd new fptrans unit tests
2022-09-13 Jacob Lifshayadd fp support to TestRunnerBase
2022-08-31 Jacob Lifshaytest less cases of utf-8 validation, to avoid taking...
2022-08-29 Jacob Lifshaysvp64_utf_8_validation.py works!
2022-08-29 Jacob Lifshayallow tests to pass None in order to not have to match...
2022-08-29 Jacob Lifshaylog memory in a more fancy format, like hexdump -C
2022-08-26 Jacob Lifshayworking on svp64_utf_8_validation.py -- still broken...
2022-08-26 Jacob Lifshayadd more logging
2022-08-26 Jacob Lifshayconvert more `print`s to `log`s
2022-08-26 Jacob Lifshaylog rather than print SKIPPED
2022-08-25 Jacob Lifshaymark all known-broken tests so CI passes
2022-08-25 Jacob Lifshaymake pytest ignore non-test classes, these're the last...
2022-08-25 Jacob Lifshayremove last uses of soc
2022-08-25 Jacob Lifshayformat test/runner.py
2022-08-24 Jacob Lifshayworking on svp64 utf-8 validation -- still broken
2022-08-24 Jacob Lifshayadd self.subTest and src_loc_at support to TestAccumula...
2022-08-24 Jacob Lifshayfinished writing svp64 utf-8 validation algorithm ...
2022-08-23 Jacob Lifshayadd WIP svp64 utf-8 validation algorithm
2022-08-13 Luke Kenneth Casso... invalidate grev cases, replaced by grevlut
2022-07-27 Jacob Lifshayadd another test and fix broken fishmv pseudocode
2022-07-27 Konstantinos Marga... Fix fmvis & fishmv bit handling for d0, add tests for...
2022-07-27 Konstantinos Marga... Add fishmv instruction (bug #887)
2022-07-27 Konstantinos Marga... fix wrong shift in fmvis, use correct immediates in...
2022-07-26 Luke Kenneth Casso... update comments in fmvis case
2022-07-26 Luke Kenneth Casso... add first FP "expected state" use it in fmvis
2022-07-26 Luke Kenneth Casso... bit more docs on fmvis
2022-07-26 Konstantinos Marga... fix form and pseudo-code for fmvis, tests in 64-bit...
2022-07-26 Konstantinos Marga... fix fmvis decoder, it's now a 2-operand instruction
2022-07-26 Konstantinos Marga... Add fmvis instruction + tests, bug #887
2022-07-06 Luke Kenneth Casso... convert Logical svp64_cases.py to new vector reg form
2022-07-06 Luke Kenneth Casso... convert ALU svp64_cases.py to new vector reg form
2022-07-05 Luke Kenneth Casso... add regression test for completely borked value from...
2022-07-05 Luke Kenneth Casso... take deepcopy of regs passed in to avoid accidental...
2022-06-26 Luke Kenneth Casso... add test case for kaivb to jump to 0x2700
2022-06-26 Luke Kenneth Casso... add TrapTestCase for KAIVB
2022-06-26 Luke Kenneth Casso... hmm do expected state in rfid trap case
2022-06-25 Luke Kenneth Casso... correct input example for SOF case_3_bmask
2022-06-25 Andrey MiroshnikovAdded sif/sof
2022-06-25 Luke Kenneth Casso... corrections to test cases, it is not quite
2022-06-25 Luke Kenneth Casso... update comments in av_cases.py test_1_bmask
2022-06-24 Andrey MiroshnikovAdded second bmask test case, designed to be multi...
2022-06-24 Luke Kenneth Casso... add first bmask unit test
2022-06-22 Andrey MiroshnikovAdded pc based on len(lst)
2022-06-22 Luke Kenneth Casso... add another cprop test, experimenting
2022-06-22 Luke Kenneth Casso... add 2nd cprop test to see what happens
2022-06-22 Luke Kenneth Casso... expected number of instructions is 1 (therefore PC...
2022-06-22 Andrey MiroshnikovAdded cprop test case, fails atm (not enabled by default)
2022-06-20 Luke Kenneth Casso... add absolute-signed-diff next to absolute-unsigned...
2022-06-20 Luke Kenneth Casso... rename absadd[us] to absdac[ud]
2022-06-19 Jacob Lifshayfix minu[.] to be unsigned
2022-06-19 Luke Kenneth Casso... add absadds - signed accumulating add. DRAFT
2022-06-19 Luke Kenneth Casso... add absadd (unsigned) DRAFT
2022-06-19 Luke Kenneth Casso... add absolute-difference DRAFT
2022-06-19 Luke Kenneth Casso... add average-add DRAFT pseudocode and CSV
2022-06-19 Luke Kenneth Casso... add the rest of min/max DRAFT av opcodes
2022-06-19 Luke Kenneth Casso... add maxs DRAFT instruction
2022-05-03 Jacob Lifshayadd Rc to ternlogi
2022-04-08 Jacob Lifshayadd SPDX-License-Identifier rather than License:
2022-02-28 Luke Kenneth Casso... add default XLEN=64 as temporary hack
2022-02-28 Luke Kenneth Casso... hmm something wrong with negative branch
2022-02-24 Jacob Lifshayadd rldimi test case
2022-01-28 Luke Kenneth Casso... rename wb_get_classic
2022-01-24 Luke Kenneth Casso... add extra bc regression test
2022-01-21 Luke Kenneth Casso... add test for setting TB SPR, fix decode map for STATE...
2022-01-18 Jacob Lifshaygrev[w][i][.] pseudo-code works
2022-01-18 Jacob LifshayMerge branch 'master' of ssh://git.libre-soc.org:922...
2022-01-17 Luke Kenneth Casso... add a couple of trap pipeline unit tests
2022-01-12 Luke Kenneth Casso... add second version of wb_get which can cope with pipelines
next