soc.git
2020-10-05 Luke Kenneth... whoops fix syntax error
2020-10-05 Luke Kenneth... return test rather than "if test return True else False"
2020-10-05 Luke Kenneth... whitespace
2020-10-05 Luke Kenneth... whitespace
2020-10-05 Cole Poiriericache.py add python asserts that were a TODO commented...
2020-10-05 Cole Poiriericache.py fix formatting, mostly due to reduced indenta...
2020-10-05 Cole Poiriericache.py remove comment that contained the entirety...
2020-10-05 Cole Poiriericache.py move icache_miss WAIT_ACK FSM state into...
2020-10-05 Cole Poiriericache.py move icache_miss CLR_TAG FSM state into metho...
2020-10-05 Cole Poiriericache.py move icache_miss IDLE FSM state into method...
2020-10-05 Jacob Lifshaysimplify create_args
2020-10-05 Jacob LifshaySort returned variables to make sure `overflow` is...
2020-10-05 Jacob Lifshayformat caller.py
2020-10-04 Jacob Lifshaychange div FSM pipeline unit to not have a combinatoria...
2020-10-04 Luke Kenneth... significant reorg of the litex pinspecs to use pinmux...
2020-10-04 Luke Kenneth... submodule update
2020-10-04 Luke Kenneth... remove ls180io import
2020-10-04 Luke Kenneth... move ls180io.py back into ls180.py
2020-10-03 Luke Kenneth... allow i2c to be routed via JTAG
2020-10-03 Luke Kenneth... nope. put it back and connect to platform pads in...
2020-10-03 Luke Kenneth... move iopad litex creation to ls180soc.py
2020-10-03 Luke Kenneth... minor reorg on JTAG, allow alternative pinset dict...
2020-10-03 Jacob Lifshayadd regression testcase
2020-10-03 Jacob Lifshayupdate submodule
2020-10-02 Cole Poiriericache.py add req_hit_way as arg to icache_comb, actual...
2020-10-02 Luke Kenneth... add pinmux generator to create litex pinmap
2020-10-02 Luke Kenneth... add pinmux as submodule
2020-10-01 Cole Poiriericache.py add missing comb signal assignments per https...
2020-10-01 Luke Kenneth... arg CacheRam read output needs delay by 1 cycle
2020-10-01 Luke Kenneth... do not pass cache row array around, just the current row
2020-10-01 Luke Kenneth... revert bug in icache wishbone ack
2020-10-01 Luke Kenneth... add clksel, pll to ls180
2020-10-01 Luke Kenneth... create dummy PLL block, connect up to core and clock...
2020-10-01 Cesar StraussAdd GTKWave document to test_compunit_fsm
2020-09-30 Luke Kenneth... add I2C into ls180
2020-09-30 Luke Kenneth... add ASIC version of I2C Master
2020-09-30 Luke Kenneth... clean up row store and wb adr in icache
2020-09-30 Luke Kenneth... hmm only set wishbone address if ack is actually received
2020-09-30 Luke Kenneth... add more debug prints in icache
2020-09-30 Luke Kenneth... remove more reviewed comments
2020-09-30 Luke Kenneth... remove reviewed comments
2020-09-30 Luke Kenneth... comb on wr_index not sync
2020-09-30 Luke Kenneth... start removing reviewed comments
2020-09-30 Luke Kenneth... use same constant name (confusing otherwise)
2020-09-30 Luke Kenneth... need asserts
2020-09-30 Luke Kenneth... halve the number of icache lines for now
2020-09-30 Luke Kenneth... use Repl rather than for-loop to copy bit
2020-09-30 Luke Kenneth... move loop invariant test out of loop
2020-09-30 Luke Kenneth... reduce size of ilang file by a factor of FIVE
2020-09-30 Luke Kenneth... store tag in temp signal
2020-09-30 Luke Kenneth... reduce gate usage by getting cache row only not entire...
2020-09-30 Luke Kenneth... fix read_tag to use word_select correctly
2020-09-30 Luke Kenneth... forgot to add PLRUs as submodules
2020-09-29 Cole Poiriericache.py fix combinatorial loop with by testing temp...
2020-09-29 Cole Poiriericache.py fix is_last_row_addr, get_next_row_addr
2020-09-29 Cole Poiriericache.py trying to sort out test failure, added r...
2020-09-29 Cole Poiriericache.py fix test stbs_done signal, not stbs_zero...
2020-09-29 Cole Poiriericache.py fix rarange
2020-09-29 Cole Poiriericache.py fixed numerous bugs as specified by lkcl...
2020-09-28 Cole Poiriericache.py use d_out as input to assignment instead...
2020-09-28 Luke Kenneth... reduce not-connected IO pins
2020-09-28 Luke Kenneth... missing pspec
2020-09-28 Luke Kenneth... connect SDRAM dqm to wrdata_mask
2020-09-28 Luke Kenneth... lots of sorting out iopads
2020-09-28 Luke Kenneth... add "nocore" option to build verilog
2020-09-28 Luke Kenneth... switch off internal gpio (testing)
2020-09-28 Luke Kenneth... rewrite ilang file after litex ls180 build
2020-09-28 Luke Kenneth... had to over-ride the wishbone functions on C4M TAP
2020-09-27 Cole Poiriericache.py fix translation mistake
2020-09-27 Cesar StraussConvert yet another few tests to be able to use latest...
2020-09-27 Luke Kenneth... add Makefile for creating ls180.il
2020-09-27 Luke Kenneth... rename sys_clk_i to clk_24_i
2020-09-27 Luke Kenneth... add clock selection mechanism
2020-09-26 Luke Kenneth... DMI-to-JTAG needed to be "sync" to get ack/resp right
2020-09-26 Luke Kenneth... do not use simdec2 in test_pipe_caller
2020-09-26 Luke Kenneth... fix annoying alu test_pipe_caller bug, missing asmcode
2020-09-26 Luke Kenneth... add alternative PowerDecode2 to branch test_pipe_caller
2020-09-26 Cesar StraussConvert a few more tests to be able to use cxxsim
2020-09-26 Luke Kenneth... try svf test of DMI MSR
2020-09-26 Luke Kenneth... make check of LDSTMode.update conditional in PowerDecoder2
2020-09-26 Luke Kenneth... add ls180io.py
2020-09-26 Luke Kenneth... add openocd script to fire off svf test
2020-09-26 Luke Kenneth... get openocd svf test running, replicating jtag test
2020-09-26 Luke Kenneth... put test into "server" mode for connecting with openocd
2020-09-26 Luke Kenneth... create client-server version of jtag debug unit test
2020-09-26 Luke Kenneth... create client-server version of jtag debug unit test
2020-09-26 Luke Kenneth... class-ify jtagremote
2020-09-26 Luke Kenneth... send/receive jtagremote protocol
2020-09-26 Luke Kenneth... basic client/server socket example
2020-09-26 Luke Kenneth... add openocd configs
2020-09-26 Luke Kenneth... reduce sdram pins to smaller address and only 1 cs_n
2020-09-26 Luke Kenneth... only enable pads connections for ls180 for now
2020-09-25 Cole Poiriericache.py fix several subtle bugs that were lines that...
2020-09-25 Cole Poirierwb_types.py add reset value of 0b11111111 for WBSelType...
2020-09-24 Cesar StraussUse nmutil simulator module to simplify choosing among...
2020-09-24 Luke Kenneth... do not have to use uart_litex gpio_litex names
2020-09-24 Luke Kenneth... add comments
2020-09-24 Luke Kenneth... enable GPIO pads through C4M JTAG
2020-09-24 Luke Kenneth... c4m iopad integration working
2020-09-24 Cole Poiriericache.py add some missing lines from icache.vhdl,...
next