projects / soc.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
soc.git
2020-08-13 Jacob Lifshayadd --cpu=libresoc to Makefile commit | commitdiff | tree
2020-08-13 Luke Kenneth... fix dmi reg read commit | commitdiff | tree
2020-08-13 Luke Kenneth... code-shuffle commit | commitdiff | tree
2020-08-13 Luke Kenneth... remove use of latchregigister, replace with sync on... commit | commitdiff | tree
2020-08-13 Luke Kenneth... sync on pc writing when changed commit | commitdiff | tree
2020-08-13 Cole Poirierdcache.py add initial imports commit | commitdiff | tree
2020-08-13 Cole Poiriermem_types.py add more types from common.vhdl commit | commitdiff | tree
2020-08-13 Cole Poiriermove memory related types from mmu.py into new file... commit | commitdiff | tree
2020-08-13 Luke Kenneth... sync on reset in compalu commit | commitdiff | tree
2020-08-13 Luke Kenneth... add forwarding-bus mode to Regfile Memory (and disable it) commit | commitdiff | tree
2020-08-13 Luke Kenneth... sync on port interface address in ld/st compunit, and... commit | commitdiff | tree
2020-08-13 Luke Kenneth... another sync to cut latency commit | commitdiff | tree
2020-08-13 Cole PoirierInitial commit of translation of microwatt dcache.vhdl... commit | commitdiff | tree
2020-08-13 Luke Kenneth... remove latchregister, sync src oper_i into MultiCompUnit commit | commitdiff | tree
2020-08-13 Luke Kenneth... minor tidyup on alu compunit: commit | commitdiff | tree
2020-08-13 Luke Kenneth... plenty of time to wait for operand, so use "sync" in... commit | commitdiff | tree
2020-08-13 Luke Kenneth... sigh. convert Fast regfile to binary commit | commitdiff | tree
2020-08-13 Luke Kenneth... sync on read of regfile ports commit | commitdiff | tree
2020-08-13 Luke Kenneth... sigh. convert INT regfile to binary addressing commit | commitdiff | tree
2020-08-13 Luke Kenneth... create a RegFileMem class that uses Memory commit | commitdiff | tree
2020-08-12 Jacob Lifshayadd run_sim to Makefile commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py add skeleton sim and test functions from regfile... commit | commitdiff | tree
2020-08-12 Cole PoirierDelete unnecessary mmu dir, move mmu.py out of mmu... commit | commitdiff | tree
2020-08-12 Cole PoirierRevert "Remove mmu dir and associated mmu/test/ dir... commit | commitdiff | tree
2020-08-12 Cole PoirierRemove mmu dir and associated mmu/test/ dir commit | commitdiff | tree
2020-08-12 Cole PoirierRemove rst signals, fix len of hex Consts, fix variable... commit | commitdiff | tree
2020-08-12 Cole PoirierCreate dir experiment/mmu then mmu/test with skeleton... commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py add RecordObject classes from common.vhdl input... commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py remove TODOs for vhdl (others => '0') as they... commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py fix or(block of logic) to be (block of logic... commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py fix length of hex const https://bugs.libre-soc... commit | commitdiff | tree
2020-08-12 Cole Poiriermmu.py remove class AddrShifter commit | commitdiff | tree
2020-08-12 Cole PoirierFix typo in mmu.py commit | commitdiff | tree
2020-08-11 Cole Poiriermmu.py fix formatting, use Cat() where '&' in mmu.vhdl commit | commitdiff | tree
2020-08-11 Tobias Plateninitial version of L0CacheBuffer2 commit | commitdiff | tree
2020-08-11 Luke Kenneth... sigh, remove yet another int regfile read port commit | commitdiff | tree
2020-08-11 Luke Kenneth... massive reduction in gate count by using alternative... commit | commitdiff | tree
2020-08-11 Luke Kenneth... reduce regfile port usage for INT and FAST commit | commitdiff | tree
2020-08-11 Luke Kenneth... prepare write ports to be shared commit | commitdiff | tree
2020-08-11 Luke Kenneth... move write regfile picker creation to new function commit | commitdiff | tree
2020-08-11 Luke Kenneth... reduce regfile ports by creating separate STATE regfile commit | commitdiff | tree
2020-08-11 Luke Kenneth... whoops fix change of variable (state) msr/pc commit | commitdiff | tree
2020-08-11 Luke Kenneth... reducing regfile port usage by sharing read ports commit | commitdiff | tree
2020-08-10 Samuel A. Falvo IIWIP!! Make MUL pipeline proof run again. commit | commitdiff | tree
2020-08-10 Cole PoirierFix typo in mmu.py commit | commitdiff | tree
2020-08-10 Cole PoirierFix typo mmu.py commit | commitdiff | tree
2020-08-10 Cole PoirierGlobal search and replace (^, |), fixes bug 450 comment... commit | commitdiff | tree
2020-08-10 Cole Poirierfix bug 450 comments 8,9,10 commit | commitdiff | tree
2020-08-10 Cole PoirierFix bug 450 comment 7 commit | commitdiff | tree
2020-08-10 Cole Poiriermmu.py add line I forgot to translate from mmu.vhdl commit | commitdiff | tree
2020-08-10 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-10 Cole Poiriermmu.vhdl translation to mmu.py 95 percent complete commit | commitdiff | tree
2020-08-09 Luke Kenneth... stop combinatorial loop in pi2ls commit | commitdiff | tree
2020-08-09 Luke Kenneth... write pulse in issuer commit | commitdiff | tree
2020-08-09 Luke Kenneth... fix combinatorial loop in ldst compunit commit | commitdiff | tree
2020-08-09 Luke Kenneth... use rising edge detection on st go_i/rel_o commit | commitdiff | tree
2020-08-09 Luke Kenneth... add logical test issuer case commit | commitdiff | tree
2020-08-09 Luke Kenneth... get rid of MSR read combinatorial loop commit | commitdiff | tree
2020-08-09 Luke Kenneth... delay go_st by one cycle, break combinatorial loop commit | commitdiff | tree
2020-08-09 Luke Kenneth... divwo case makes test_issuer stay busy! commit | commitdiff | tree
2020-08-09 Luke Kenneth... add extra divwo regression test commit | commitdiff | tree
2020-08-09 Luke Kenneth... compalu combinatorial loop detected commit | commitdiff | tree
2020-08-08 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-08 Cole PoirierUpdate test case_mulli commit | commitdiff | tree
2020-08-08 Tobias Platenaddr_split.py: shift bytes not bits commit | commitdiff | tree
2020-08-07 Cole PoirierUpdate test case_mulli commit | commitdiff | tree
2020-08-07 Cole PoirierUpdate test case_mulli, I think it now works correctly commit | commitdiff | tree
2020-08-07 Cole PoirierUpdate mulli to try to use immediates not registers commit | commitdiff | tree
2020-08-06 Cole PoirierFix mmu.py formatting commit | commitdiff | tree
2020-08-06 Cole PoirierFix formatting commit | commitdiff | tree
2020-08-06 Cole PoirierInitial commit of translation of microwatt mmu.vhdl... commit | commitdiff | tree
2020-08-06 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-06 Cole PoirierUpdate test case_all_rb_close_to_ov commit | commitdiff | tree
2020-08-06 Cole PoirierUpdate test case_all_rb_close_to_ov commit | commitdiff | tree
2020-08-06 Luke Kenneth... fix LDST PortInterface FSM interaction commit | commitdiff | tree
2020-08-06 Luke Kenneth... MULS on parameter b needed to check whether it was... commit | commitdiff | tree
2020-08-06 Cole PoirierAdd special test for case_mulli, apply autopep8 commit | commitdiff | tree
2020-08-05 Cole PoirierAdd test case_all_rb_close_to_ov commit | commitdiff | tree
2020-08-05 Cole PoirierRemove mulli from instrs in test case_all*, add TODO... commit | commitdiff | tree
2020-08-05 Cole PoirierAdd new test_values to tests case_all and case_all_rb_r... commit | commitdiff | tree
2020-08-05 Cole PoirierAdd second case_all test where rb is randint commit | commitdiff | tree
2020-08-05 Tobias PlatenMerge branch 'master' of ssh://git.libre-riscv.org... commit | commitdiff | tree
2020-08-05 Tobias Platenundo changes that fix unit test, but do not solve anything commit | commitdiff | tree
2020-08-05 Luke Kenneth... rename ibus/dbus (shorten) commit | commitdiff | tree
2020-08-05 Luke Kenneth... clear sel on loadstore commit | commitdiff | tree
2020-08-05 Tobias Platenfix LDSTSplitter commit | commitdiff | tree
2020-08-05 Cole PoirierRemove madd* isns, added madd* isns test TODO commit | commitdiff | tree
2020-08-05 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-05 Luke Kenneth... adding bus data width of 64 in litex sim doesnt work commit | commitdiff | tree
2020-08-05 Luke Kenneth... add div test cases into test_issuer.py commit | commitdiff | tree
2020-08-05 Luke Kenneth... add div FSM as default for test_issuer in verilog and... commit | commitdiff | tree
2020-08-05 Cole PoirierMerge branch 'master' of git.libre-soc.org:soc commit | commitdiff | tree
2020-08-05 Jacob LifshayFixed div pipe with FSM commit | commitdiff | tree
2020-08-05 Cole PoirierFix pysim deprecation warning commit | commitdiff | tree
2020-08-05 Cole PoirierAdd case_all to MUL unit tests, remove duplicate test... commit | commitdiff | tree
2020-08-04 Luke Kenneth... read/set pc outside of FSM so that DMI interface can... commit | commitdiff | tree
2020-08-04 Luke Kenneth... swap over byte-reverse if/else in LDSTCompUnit commit | commitdiff | tree
2020-08-04 Luke Kenneth... tracked down byte-reversal in LDST ISACaller and LDSTCo... commit | commitdiff | tree
2020-08-04 Luke Kenneth... whitespace after autopep8 messed up commit | commitdiff | tree
2020-08-04 Luke Kenneth... msr and pc moved to "state" in PowerDecode2 commit | commitdiff | tree
next